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Reff j Effective resistance at the bonding interface 
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RH m
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T K Temperature 
TBOX nm Thickness of BOX 
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Tsi nm Thickness of silicon film 
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T1 nm 0 1W ar tanh#  
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X   
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Y   
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V
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Yacc A
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V
0.5
 Adapted Y-function for accumulation layer 
$n nm Average distance for avalanche generation  
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&acc/&inv V 
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&F V Fermi potential 
&m V Maximum surface potential of back-gate 
&s V Surface potential 
&sb V Surface potential of back-gate 
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&sf  V Surface potential of top-gate 
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&T V Band bending with respect to Fermi level 
'B V Barrier height of Schottky diode 
&(x) V Electrostatic potential in the Si film 
+S,M V Work-functions for silicon or metal 
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4PBT unitless Ratio of drain currents (PBT efficiency) 
5 unitless Front coupling effect coefficient 
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/Vs Low-field mobility 
6acc cm
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/Vs Mobility for accumulation layer 
6H cm
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/Vs Hall mobility 
6p cm
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6n cm
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/Vs Electron mobility 
6s cm
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/Vs Interface mobility at Si/BOX interface 
vol$  cm
-2
/Vs Volume mobility 
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-1
 Degradation factor of mobility 
8 j ! cm Resistivity 
8VDP j ! cm Average resistivity from Van der Pauw experiments 
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1. Downscaling of MOSFETs 
Since Lilienfeld patented the basic concept of the field effect transistor (FET) in 1930 
[1] and J. Kilby realized the first integrated circuits (ICs) in 1958 [2], the 
semiconductor manufacturers have been sparing no efforts to fabricate advanced 
microelectronic components with lower power, faster speed and higher integration. 
This strategy is strongly supported by the technology downscaling of planar bulk 
silicon-based metal-oxide-semiconductor field effect transistor (MOSFET), 
well-known as “Moore’s law” [3]. Figure 1.1 shows the scaling trend of the 
microprocessor unit (MPU) projected by ITRS 2011. It shows that the physical gate 
length follows a 3.8-year cycle trend beginning from 2009 (29 nm node). In 2016, the 
physical gate length will reach 16 nm. 
 
Figure 1.1: Scaling trend projected by ITRS 2011 [4].
However, the conventional planar bulk MOSFET is approaching the physical limits of 
scaling: 
& With the gate oxide (Tsi) decreasing, the gate leakage increases exponentially 
[5]. In order to reduce the gate leakage, hafnium-based high-k gate stacks have 
successfully been introduced as gate insulator [6], [7], as shown in Figure 1.2. 
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For further scaling such as sub-20 nm, new generation of high-k materials is 
demanded to obtain thinner Equivalent Oxide Thickness (EOT) [8], [9]. 
& With the gate length (LG) shrinking, the lateral electric fields at the source and 
drain penetrate into the channel and reduce barrier height of source/body 
junction in the OFF-state. This will enhance the carrier injection and the 
OFF-state current, leading to unnegligible power consumption. In order to 
continue “Moore’s law”, new structures with better electrostatic control are 
employed, such as multiple gates or ultra-thin body (UTB) silicon-on-insulator 
(SOI) devices [10]. 
!
!
Figure 1.2: New technologies for further scaling including high-k/metal gate stack, FDSOI and 
multi-gate structures (adapted from [4]).
Jacobson summarized most silicon technologies competing for further scaling and 
gave the benchmark based on the comparison of ON-state current (ION) and OFF-state 
current (IOFF), as shown in Figure 1.3 [11]. The best performance devices are at the 
right bottom corner and exhibit higher ION/IOFF. Unfortunately, no device structure 
locates at that corner: 
& The junctionless accumulation mode (JAM) device [12] has the minimum IOFF 
(~ 10
-13 
A), but it exhibits a low ION (~ 10
-5
 A). 
& Tunneling FET (TFET) [13] has a small IOFF (~ 10
-9
 A), but it also has a low 
ION (~ 6 "  10
-5
 A). 
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& The ultra-thin body SOI (UTB) [14], multiple gate (Tri-gate) [15], [16], 
impact ionization (IMOS) [17] and metal source/drain (MSD) [18] devices 
suffer from high IOFF (~ 10
-7
 A), but all of them provide high ION (~ 10
-3
 A). 
Considering the performance demanded by ITRS (ION ~ 10
-3
 A) [4], the 
semiconductor manufacturers mainly focus on UTB and multiple gate devices in 
sub-30 nm nodes. With the help of thin body, 28 nm FD SOI devices have been 
achieved in STMicroelectronics [14], [19] and IBM [20], [21]. On the other hand, 
Intel has successfully applied the tri-gate technology to its 22 nm processors [22]. 
These devices are currently being optimized for 14 nm node. For further sub-20 nm 
technology, the SOI FinFET is a more appropriate solution due to its low power and 
high performance [23]. In addition, the junctionless accumulation mode transistors 
with a heavily-doped channel show compelling advantages in suppression of 
short-channel effects (SCEs) [24], [25], albeit they suffer from random doping 
fluctuations. 
In this thesis, we mainly dedicate to the electrical characterization and modeling of 
advanced silicon materials and SOI devices for ultimate micro-nano-electronics. In 
next section, we will introduce the advantages and challenges of SOI technology. 
 
Figure 1.3: Benchmarking normalized ON- and OFF-state currents [11]. Devices with small bubbles 
have lower energy per switching event. Red dots indicate ITRS targets.  
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2. State-of-the-art 
2.1 Starting substrate: SOI 
The SOI technology originates from the research on Silicon-On-Sapphire (SOS) in 
1960-1970s [26], which was only applied in spaceborne and military electronics due 
to high cost. In 1978, K. Izumi from NTT in Japan successfully implanted oxygen 
below devices to form an insulating layer [27]. Since then, many methods to fabricate 
SOI substrates have been developed such as Separation by Implantation of Oxygen 
(SIMOX) [28], [29], Bond-and-Etch-Back SOI (BESOI) [30], [31], Epitaxial Layer 
Transfer Wafer (ELTRAN) [32] and Recrystallization of Polysilicon [33]. However, it 
was not until the late 1990s that a milestone fabrication process named Smart-Cut
TM
 
was invented by Michel Bruel from CEA-Leti [34]. His extraordinary concept 
promoted the widespread application of SOI substrates in semiconductor industrials. 
The SOI substrate comprises three layers: the active silicon film device layer, the 
buried oxide (BOX) and the silicon substrate, as shown in Figure 1.4. Transistors are 
integrated in the active silicon film, while the substrate serves for mechanical support 
[33]. Depending on the thickness of silicon film, the SOI substrates can be divided 
into two groups, partially-depleted (PD) and fully-depleted (FD) SOI [35], [36]: 
& PD SOI substrates correspond to film thickness Tsi > 2WDmax, (WDmax denotes 
the maximum width of the depletion region). Therefore, a neutral region 
subsists in the film when the transistor works in weak and strong inversion 
(Figure 1.4a). 
& FD SOI substrates correspond to film thickness Tsi < 2WDmax. This leads to 
the overlap of the depletion zones induced at the front-gate and back-gate 
interfaces. Thus, the interface potentials interact by coupling [37], as shown 
in Figure 1.4b. 
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Figure 1.4: Schematic of the (a) PD and (b) FD SOI structure. 
2.1.1 Advantages of SOI CMOS technology 
' PD SOI CMOS technology 
Compared with bulk silicon transistors, PD SOI technology has several advantages 
[38]–[42]: 
& The buried oxide simplifies the isolation of devices, and completely avoids the 
parasitic effects such as latch-up, charge sharing and leakage between devices 
[39], [40]. 
& Due to the natural isolation by the oxide, SOI devices are immunized from 
radiation effects (especially single-event effects due to charge in the channel) 
[38]. 
& SOI circuits exhibits less parasitic capacitance, substrate noise and energy 
consumption due to lower leakage and supply voltage [41], [42]. 
' FD SOI technology 
For further scaling, the ultra-thin FD SOI MOSFETs have been arousing special 
interest [14], [43]–[46]. Compared with PD SOI, they have additional key advantages: 
& Reduction of short-channel effects (SCEs): Benefiting from the ultra-thin 
body, the leakage paths between source and drain triggered by SCEs are 
suppressed, leading to limited the threshold voltage (VT) roll-off and finally to 
the reduction of OFF-state current and power (Figure 1.5a) [36], [47], [48]. On 
Chapter1: General introduction 
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the other hand, drain-induced barrier lowering (DIBL) can also be reduced 
with the film thickness shrinking, as shown in Figure 1.5b [49]. Thinner BOX 
also leads to smaller DIBL due to the reduction of fringing field through the 
BOX and substrate [50]. In addition, the ideal subthreshold swing (~ 60 
mV/dec) is achieved in ultra-thin FD MOSFETs [19].
0 2 4 6 8 10 12 14 16
10-9
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10-6
I O
F
F
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A
/$
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)
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si
 (nm)  
Figure 1.5: (a) OFF-state current versus film thickness for SOI [48] and (b) impact of film and BOX 
thickness on DIBL [49].
& Multiple threshold voltage: Another attractive feature for FD SOI devices is 
the back-gate, which enables to adjust the threshold voltage (VT) for low 
power management [51], [52] (Figure 1.6). Compared with bulk silicon 
technology, where threshold voltage can only be tuned by process such as 
channel implanting and gate work function engineering, tuning VT by 
back-gate in FD technology is much simpler and more flexible. Wise 
back-gate bias also helps improving the carrier mobility [53] and SCEs [54]. 
& Undoped channel: An undoped channel, typical for ultra-thin FD MOSFETs, 
avoids the mobility degradation from channel doping and reduces the 
variability of the threshold voltage induced by dopants fluctuation [55]–[57].  
Although ultra-thin FD SOI technology shows unrivalled advantages in suppressing 
short-channel effects (SCEs) and exhibits high performance, it still faces some issues, 
which will be explained in section 2.1.2. 
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Figure 1.6: Coupling between front-channel threshold voltage VT and back-gate bias showing impact 
of film and BOX thickness: (a) PMOS and (b) NMOS [52].
2.1.2 Challenges of FD SOI technology 
Despite compelling advantages for sub-30 nm node due to good control of 
electrostatic potential in the channel, FD SOI MOSFETs suffer from: increase of 
parasitic source/drain resistance [58]; diffusion of source/drain dopants [59]; 
readiness of ultra-thin SOI wafers [60], [61]; self-heating effect [62]–[65]; parasitic 
bipolar effect [66], [67]; coupling effects [68], [69]. In this thesis, we focus on the 
parasitic bipolar and coupling effects. 
' Parasitic bipolar effect 
As mentioned previously in PD SOI technology, the depletion zones do not overlap 
and the electric potentials of the two interfaces (gate oxide/Si film and Si film/BOX) 
remain independent, leading to a ‘floating’ body at the bottom of the channel [70], 
[71]. This floating body can trigger kink effect and parasitic bipolar action in PD SOI 
devices [72]. For FD SOI MOSFETs, the kink effect almost disappears (impossibility 
to collect majority carrier in the body that would affect the threshold voltage), but the 
parasitic bipolar effect still happens as long as the drain voltage is high enough [73]. 
Recently, Fenouillet-Beranger et al. noted a parasitic bipolar effect in ultra-thin FD 
SOI MOSFETS (Tsi = 10 nm) [74]. The parasitic bipolar can be triggered either by 
impact ionization (II) [66], [75] or by the band-to-band tunneling (BTBT) [76] around 
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the drain region. This parasitic bipolar effect can enhance the drain leakage, as 
discussed in chapter 4. 
The floating-body effect is not always detrimental: 
& Based on the transient floating-body effect, a capacitor-less single SOI 
transistor memory was developed [77].  
& Using the BTBT, coupling and floating-body effect, Bawedin et al. proposed 
the Meta-Stable Dip memory cell [78].  
& The Z-RAM cell was developed utilizing the parasitic bipolar effect induced 
by impact ionization [79]. 
' Coupling effects 
The coupling effects between front- and back-gates happen when the thin SOI film is 
fully depleted [80], [81]. For thick body, the neutral region cuts off the link between 
front and back channels (Figure 1.4a). However, No such neutral region exists in 
ultra-thin FD SOI (Figure 1.4b), leading to interactions between front- and 
back-channels. The coupling effect affects the threshold voltage and mobility in the 
channel. 
An additional coupling originates from the BOX/substrate interface. Substrate 
depletion is regarded as a key limiting factor, such as enhancement of DIBL, 
threshold voltage roll-off and parasitic back-channel conduction [82], [83]. A 
heavily-doped layer under the BOX, called ground plane, is adopted to suppress the 
substrate depletion effect [14]. 
Besides the PD and FD SOI substrates, there are other innovative substrates for 
advanced MOSFETs, which will be introduced in section 2.1.3.  
2.1.3 Innovative materials for advanced MOSFETs 
The development of the film layer transfer technology allows the conception of 
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transistors with innovative materials, such as strained silicon [84]–[86] and 
Germanium-on-Insulator [87], [88], III-V materials [89], SiC [90], GaN on insulator 
[91]. Here, we focus on ultra-thin heavily-doped SOI wafers, three-dimensional 
integration and III-V compound materials. 
' Ultra-thin heavily-doped SOI wafers 
Heavily-doped silicon layers are needed for the source/drain engineering of 
MOSFETs [92] and junctionless transistors (see section 2.2.2) [12], [93]. The 
formation of heavily-doped and ultra-thin silicon layers involves several questions: 
activation of dopants; implant uniformity and defects induced at the Film/BOX 
interface [20], [94], [95].  
Another application of heavily-doped silicon layer is the tuning of threshold voltage 
[96], [97]. In advanced MOSFETs, mid-gap metal gate is often used to avoid the 
depletion of conventional polycrystalline silicon gate [98], [99]. Thus, the doping of 
the channel becomes the only solution left to tune the threshold voltage. Akarvardar et 
al. have successfully used the fin doping to adjust the threshold voltage in SOI 
FinFETs [100]. 
' Three-dimensional integration 
Historically, the memory access time has improved less than 10% per year, though 
processor has shown 60% performance improvement per year. In fact, this “memory 
wall” is more pronounced in the popular multicore chips. Besides, the wire delay 
caused by interconnects is exacerbated when billions of transistors are integrated in 
one chip. All these issues can be solved by the 3D integration, which is a promising 
technology in “Beyond More” era. It dates back to the 1970s and 1980s when a 
variety of digital, power and optical devices has been prototyped [101]. Early 
application of 3D integration can also be seen in Dynamic Random Access Memory 
for higher packing density [102], [103]. The 3D integration can improve 
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interconnection based on Through Silicon Vias, enabling more than 100,000 vias per 
square centimeter [104]. More attractively, 3D integration allows dissimilar materials, 
process technologies and functionalities to be co-integrated. According to the size of 
integrated units, 3D integration can be achieved by chip-to-chip, chip-to-wafer and 
wafer-to-wafer bonding. Figure 1.7 shows the schematic structures of two super chips 
with multiple functionalities, respectively achieved by multichip-to-wafer and 
wafer-to-wafer bonding technique. Compared with the two other methods, 
wafer-to-wafer bonding provides an ultimate solution for manufacturing due to low 
cost and simple process. 
 
Figure 1.7: Schematic structure for two 3D chips with multiple functionalities by: (a) chip-to-wafer 
and (b) wafer-to-wafer [105]. 
The wafer-to-wafer bonding can be categorized into direct bonds, anodic bonds, and 
bonds with intermediate layers [106]. In all wafer-to-wafer technologies, direct wafer 
bonding has shown a more compelling advantage in terms of bonding quality and 
mechanical attachment, alignment capability, reliability and cost. For example, the 
directly-bonded wafers exhibit sufficient high-temperature stability, thus permitting a 
wide range of subsequent processes. 
! III-V compounds on Insulator 
Compared with silicon, III-V compounds are widely used to fabricate high electron 
mobility transistor (HEMT) due to faster mobility, larger breakdown voltage and 
higher temperature tolerance [89]. For HEMT, the 2D conductive channel is formed 
by a heterojunction. More attractively, a layer of two-dimensional electron gas (2DEG) 
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would be generated at the interface between undoped (GaAs in this example) and 
n-doped III-V (AlGaAs) [11]. This 2DEG effect can be attributed to diffusion of 
electrons from the n-doped wide bandgap region into the undoped material. The 
2DEG devices experience reduced scattering and increased mobility. However, 
HEMTs have shown difficulties in forming a high-quality gate dielectric on these 
materials and in controlling the high gate leakage due to Schottky source/drain [107]. 
Besides GaAs, Gallium Nitride (GaN) is also an appealing channel material for 
MOSFETs [108]. The 2DEG is formed at AlGaN/GaN interfaces [109]. However, the 
GaN-based devices still face challenges, including high drive current at low voltage, 
decreased gate leakage, integrated p-type transistors and enhancement mode devices 
[110], [111]. 
2.2 Advanced architecture for three-dimensional SOI transistors 
Different from planar transistors, 3D devices have multiple gates: vertical double-gate 
[112], triple-gate [113] and quadruple-gate [114]; FinFETs can be either vertical 
double-gate or triple-gate structures. The wrap-around gate structure provides the best 
electrostatic control over the channel and thus helps in reducing the leakage current 
and short-channel effects [115]. According to their operating mechanism, the 3D 
transistors can be divided into inversion-mode and accumulation mode. 
2.2.1 Inversion-mode MOSFETs 
Since Intel corporation successfully fabricated its “Ivy Bridge” processors based on 
22 nm triple-gate technology in 2012 [113], triple-gate transistors have been a hot 
spot for the unprecedented combination of excellent performance and energy 
efficiency. These transistors utilize a single gate wrapped around the channel, as 
shown in Figure 1.8a. This allows for essentially three times increased surface area 
for electrons or holes to transport. Similar to conventional planar MOSFETs, 
inversion-mode triple-gate device is turned on when the inversion layer is triggered in 
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the channel. In bulk triple-gate technology, halo implantation and channel doping are 
required to achieve shallow source/drain junction and tune the threshold voltage, 
which increases the variability caused by dopants [100].  
  
Figure 1.8: Schematic of a bulk triple-gate transistor and a SOI FinFET [115].
On the other hand, FinFETs fabricated on SOI substrates have great potential in 
sub-20 nm nodes (Figure 1.8b), since they can inherit the advantages from both FD 
SOI and FinFET [10]. Researchers from GlobalFoundries and IBM corporations have 
demonstrated 14 nm multi-fin SOI FinFETs [116]. Even SOI FinFET with 10 nm gate 
length has been achieved [117], [118]. Compared with bulk FinFET, SOI FinFETs 
exhibit many compelling advantages [10], [115], [119], [120]: 
& Shallower junction depth (lower junction capacitance) due to the natural 
barrier (BOX) against dopants diffusion; 
& No punch-through due to the thin film and BOX; 
& Higher mobility and reduced threshold voltage mismatch due to low-doped 
channel; 
& Better control of SCEs; 
& Easier mobility boosters such as strained SOI and Si/Ge. 
However, 3D structures still face some challenges: 
& For further scaling, more advanced photolithography is needed to fabricate 
narrower fins.  
& The enhanced quantum confinement in extremely narrow fin can cause 
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mobility degradation [117]. 
& The coupling effect between the multiple gates is amplified in narrow FinFETs 
[69]. 
& The corner effect amplifies the local electric field, so optimized design is 
demanded, such as j-FinFET [121]. 
2.2.2 Accumulation-mode and junctionless MOSFETs 
Junctionless transistor is a variant of accumulation-mode MOSFETs proposed by J. P. 
Colinge based on gate-controlled heavily-doped nanowires (10
19
 cm
-3
 for n-type and 
10
18
 cm
-3
 for p-type) [93]. Different from the traditional inversion-mode transistor 
(n-p-n for n-type MOSFET or p-n-p for p-type MOSFET), the transistor without 
junctions behaves like a resistor in ON-state. The OFF-state is achieved by the 
complete depletion of carriers in the film, where the resistance of the channel 
becomes quasi-infinite. Figure 1.9 shows the schematic of the working mechanisms 
for junctionless transistors. 
??????????????
 
Figure 1.9: Schematic of working mechanisms for junctionless transistors: (a) ON-state and (b) 
OFF-state. 
Junctionless transistors have attracted attention for nano-channel applications: 
& Simplified source/drain junction engineering which permits controlling the 
SCEs such as DIBL due to the absence of diffusion of source and drain 
impurities into the channel region [122]. Basically, the channel length is 
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defined by the gate, not by the source/drain implants.
& To ensure full depletion, the film thickness or the nanowire cross-section 
should be extremely small (< 5-10 nm). Benefited from this small 
cross-section, the junctionless transistors exhibit low DIBL and subthreshold 
slope (SS), as shown in Figure 1.10a. It was claimed that with LG scaling 
down to 10 nm, the performance of junctionless transistors is better than 
inversion-mode transistors [123], but this topic is controversial. 
& The roll-off of threshold voltage is apparently suppressed in junctionless 
transistors (Figure 1.10b) [123].
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Figure 1.10: (a) Comparison of DIBL and SS between junctionless and inversion mode transistors for 
different gate lengths; (b) threshold voltage of junctionless and inversion mode devices as a function of 
effective channel length at VD = 50 mV [123].
However, there are serious trade-offs to be considered in the design of junctionless 
transistors: 
& The mobility can benefit from the reduced vertical electric field in high doped 
channel, but it is obviously degraded due to increased doping level [122]. Mobility 
enhancement techniques are employed to increase the ON-state current [124]. 
& No over implanting of source/drain leads to better control of SCEs, but to higher 
parasitic resistance. Therefore, higher doping level is used for source and drain 
(compared to the channel) to reduce the access resistance [125]. In this case, the 
device is no longer junstionless and falls into the category of accumulation-mode 
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MOSFETs with heavy channel doping. 
& Very high doping is responsible for random doping fluctuations that cause the 
threshold voltage variability issues [126]. 
& The inter-gate coupling is strong in the subtheshold region, but vanishes in 
ON-state [127]. 
3 Objectives and organization of the thesis 
In this thesis, we aim at the electrical characterization and modeling in advanced 
silicon materials and SOI devices. The thesis contains five more chapters and is 
organized as follows: 
& In chapter 2, we investigate the characterization of heavily-doped SOI 
materials under pseudo-MOSFET, Hall effect and four-point probe 
configurations. These materials were dedicated to junctionless transistors, 
which aroused other interest in advanced CMOS devices (FD SOI and 3D 
FinFETs). 
& Chapter 3 will discuss how to characterize and model the metal-bonded wafers 
by using current-voltage measurements in view of interconnect optimization 
for 3D circuits. 
& In chapter 4, we focus on the parasitic bipolar effect, which affects the 
OFF-region in ultra-thin FD SOI MOSFET. The physical mechanisms of 
parasitic bipolar effect in short-channel FD SOI devices will be revealed from 
experiments and simulations. Two methods are proposed to extract the bipolar 
gain.  
& Chapter 5 is dedicated to multiple gate transistors. We systematically 
investigate the coupling effect in both inversion-mode and junctionless SOI 
FinFETs. 2D analytical models are proposed: one gives the potential 
distribution and the other gives the carrier profile. We also show how to 
extract parameters in nano-channel junctionless devices and discuss the limits 
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of validity of the methods. 
& Chapter 6 will give the conclusions of this thesis and perspectives for future 
work. 
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Heavily-doped (HD) silicon-on-insulator (SOI) wafers have been a promising solution 
in several respects: source/drain engineering [1], [2], junctionless transistors [3], [4], 
multiple threshold voltage tuning [5], etc. For all these applications, it is critical to 
measure the doping activation, carrier mobility and implantation-induced defects. 
In this chapter, we develop a characterization method for the transport properties of 
HD SOI under pseudo-MOSFET configuration. An adapted model for parameter 
extraction will be developed. Additional Hall effect and four-point probes 
experiments are carried out for validation of our extraction method. 
1. State-of-the-art for undoped SOI wafers 
Pseudo-MOSFET (also called L-MOSFET) is one of the most efficient methods for 
characterization of SOI films [6]. It has been widely used as a quick and accurate 
technique for monitoring as-fabricated SOI wafers because it does not require any 
CMOS processing [7]–[9]. In the L-MOSFET method, the silicon film represents the 
body of the transistor and the buried oxide serves as the gate insulator. If the substrate 
is biased as a gate, inversion or accumulation layers will be induced at the Film/BOX 
interface. Depending on the contacts used as source and drain, two main versions of 
test configuration exist: 
& Point-contact R-MOSFET: Two metal probes with controlled pressure are 
used as source and drain, as shown in Figure 2.1a. This technique was 
developed by Cristoloveanu et al. in 1992 at IMEP [6]. The metallic pressure 
probes allow ohmic contact, so both electrons and holes can be collected [6]–
[9]. 
& Hg-FET: Two mercury circles are deposed on the surface of SOI wafers as 
source and drain, as shown in Figure 2.1b. This technique was firstly 
proposed by Hovel in 1996 at IBM [10]. The geometry (channel length and 
width) for Hg-FET is clearly defined [10], [11]. However, this technique 
suffers from the effect of parasitic resistance caused by the Hg/Si contact. 
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Figure 2.1: Schematic configuration for: (a) point-contact `-MOSFET and (b) Hg-FET. 
Since the L-MOSFET works like an upside down MOSFET, standard parameter-
extraction methods from MOSFETs can be employed to determine the material 
parameters (threshold and flat-band voltages, mobility of electrons and holes, 
interface traps, oxide charges, etc.) [5], [7]–[9]. Due to its simplicity and efficiency, 
the point-contact L-MOSFET (Figure 2.1a) with pressure probes is intensely used for 
the characterization of undoped SOI films. Before adapting it to our doped samples, 
we will firstly describe it in details in the next sub-section. 
1.1 Experimental set-up for R-MOSFET 
The experiments of point-contact L-MOSFET are performed using a standard Jandel 
Universal Probe Station, as shown in Figure 2.2. It contains a copper chuck and 4 
tungsten carbide probes with a tunable pressure (0 ~ 100 g) [12]. The tip radius of the 
probes is about 40 im and the distance between two successive probes is of 1 mm. A 
hinged light shield can cover the entire measurement apparatus. 
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Figure 2.2: Experimental platform for point-contact `-MOSFET. 
1.2 Measurement configuration 
Typically, silicon islands with square shape (5 × 5 mm
2
) are etched on the wafer in 
order to avoid the effect of edge leakage, as shown in Figure 2.2. All the 
measurements are performed with an Agilent 4156B Semiconductor Analyzer at room 
temperature. In order to avoid the hysteresis effects [8], [13] and make sure that all 
the the measurements are done in steady state, some precautions are taken: 
& Hold time: standby time before the beginning of a measurement is set as 5 s. 
& Delay time: standby time between two successive gate biases equals to 0.02 s. 
& Integration time: total measurement time for each point (i.e. each bias) of the 
I(V) characteristic. The trade-off between reducing measurement errors caused 
by noise and limiting the measurement speed, leads to a choice of medium 
integration time (0.02 s). 
Before the measurements, two problems must be solved: 
' Choice of the drain voltage 
Since the drain current increases linearly with the drain bias in ohmic region, this 
region is often employed to characterize the point-contact L-MOSFET based on 
simple models [7], [14]. In order to identify the ohmic region, drain current-drain 
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voltage (ID(VD)) measurements must be performed. Figure 2.3 gives the ID(VD) curve 
for undoped SOI wafers with 40 nm film thickness and 145 nm BOX thickness from 
SEMATEC. For both negative and positive gate bias, the drain current always 
increases linearly in the measured region (0.4 V < VD < +0.4 V). For our next studies, 
we will use a VD of 0.2 V, which guarantees an ohmic functioning regime. 
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Figure 2.3: ID(VD) curves with (a) negative and (b) positive gate bias (VG) for undoped SOI wafer 
under `-MOSFET configuration. Probe pressure is 60 g. 
' Choice of probe pressure 
The second consideration is the probe pressure. A metallic probe on low-doped (or 
undoped) silicon film is expected to result in a Schottky contact. From Figure 2.3, it is 
obviously that the contacts are ohmic and not Schottky (since the ID(VD) curves are 
linear). According to [15], the contact between pressure probe and silicon becomes 
ohmic probably due to trap-assisted tunneling. However, detailed measurements by 
Ionica et al. [16] indicate that the connection from Schottky contact to ohmic contact 
results from the pressure-induced damage. With the probe pressure rising, for thick 
SOI wafers, the drain current increases, as shown in Figure 2.4a. Does the probe 
pressure affect the drain current similarly for thin films? Figure 2.4b shows that the 
drain current for 40 nm film thickness firstly increases (from 30 g to 60 g) and then 
saturates (60 g ~ 70 g). Here, we used 60 g for 40 nm SOI samples. The 10 nm 
samples shown later in this chapter were measured with 30 g only to avoid BOX 
leakage. 
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Figure 2.4: ID(VG) curves with different probe pressure under `-MOSFET configuration for: (a) thick 
and (b) thin undoped wafers. VD = 0.2 V. 
1.3 Parameter extraction for undoped wafers 
Figure 2.4 shows that a drain current is visible for both VG < 0 and VG > 0 in undoped 
wafers [7]. When the gate bias is negative, the holes are accumulated near the 
Film/BOX interface (Figure 2.5a); if the gate voltage is positive, the electrons form an 
inversion layer at the Film/BOX interface (Figure 2.5b). Both electrons and holes can 
be characterized with L-MOSFET in undoped SOI wafers. Figure 2.6a shows the 
typical ID(VG) curve obtained in ohmic region with VD = 0.2 V, while Figure 2.6b 
shows the corresponding transconductance gm (gm = dID/dVFG). 
 
Figure 2.5: (a) Accumulation channel and (b) inversion channel in `-MOSFET for low-doped Si film. 
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Figure 2.6: Typical curves of drain current and transconductance in undoped thin SOI wafer: (a) 
ID(VG) (inset: semi-logarithmic scale of ID(VG)) and (b) gm(VG). Tsi = 40 nm, TBOX = 145 nm and VD = 
0.2 V. The probe pressure is 60 g. 
The drain current for a long-channel planar MOSFET in the linear region of operation 
can be modeled as [17]: 
( )
( )0
1
D OX G T D
G G T
W
I C V V V
L V V
$
%
* +
, +
   (2.1) 
where W and LG are respectivly the width and length of the channel, COX is the 
capacitance of gate oxide per unit area, µ0 is the low-field mobility (µp for holes and 
µn for electrons), %  is the degradation coefficient of mobility and VT represents the 
threshold voltage. Consequently, the corresponding transconductance in ohmic region 
can be written as: 
( )
0
2
1
D
m OX D
m G G T
dI W
g C V
dg L V V
$
%
* *
, +- ./ 0
   (2.2) 
For L-MOSFETs, W/LG cannot directly be obtained. An empirical geometric factor fG 
for point-contact L-MOSFETs was calculated in [6], ~ 0.75 for undoped SOI wafers. 
With respect to the conventional MOSFETs, the L-MOSFETs can also work in 
accumulation mode, as shown in Figure 2.6. In this case, VT is replaced by the flat-
band voltage VFB in Eqs. (2.1) and (2.2) [7]. 
The Y-function is an efficient and simple method for parameters extraction of 
MOSFETs [18]. Combing Eqs. (2.1) and (2.2), the Y-function for L-MOSFETs can 
be expressed as: 
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$* * +    (2.3) 
The Y-function is linear with VG for undoped wafers, as shown in Figure 2.7. The 
intercept of Y-function with VG axis yields the threshold voltage VT for inversion 
channel or the flat-band voltage VFB for accumulation channel. The slope of the Y-
function allows extracting the low-field mobility. The advantage of Y-function is that 
the series resistance and the reduction of low-field mobility with vertical electric field 
(both included in % ) are eliminated. For the undoped sample with Tsi = 40 nm, the Y-
function is plotted in Figure 2.7 and we obtained: VFB = 6.1 V and µp = 94 cm
2
/Vs 
for holes; VT = 6.9 V and µn = 457 cm
2
/Vs for electrons. 
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Figure 2.7: Y-function versus gate voltage for undoped thin SOI wafer. Tsi = 40 nm, TBOX = 145 nm 
and VD = 0.2 V. 
2. Experiments for heavily-doped (HD) SOI wafers 
The L-MOSFET is obviously a simple technique to extract electrical parameters of 
low-doped SOI films. Here we were interested in the possibility to use it for highly-
doped SOI wafers. 
2.1 Sample preparation 
The SOI wafers from SEMATEC were characterized in view of several applications. 
Two types of Si films were compared in our measurements: 40 nm thick with ~10
19
 
cm
-3
 target doping and 10 nm thick with ~10
20
 cm
-3
. Wafers were implanted with 
three types of dopants (arsenic, phosphorus and boron) and annealed at 1070?. 
Undoped SOI wafers with 40 nm thick film were also fabricated and used as a 
reference. The samples specifications are detailed in Table 2-I. 
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Table 2-I: Description of SOI samples used in the experiments. 
SOI Samples 
Implanted Dose
(cm
-2
) 
Film Thickness 
(nm) 
BOX Thickness 
(nm) 
SOI_ref 
(reference) 
undoped 40 145 
SOI_40 8 " 1013 40 145 
SOI_10 5 " 1015 10 145 
 
2.2 Experimental results 
We performed the L-MOSFET measurements for HD SOI wafers on the same 
experimental platform as for undoped SOI wafers (Figure 2.2). Before the ID(VG) 
curves were tested under L-MOSFET configuration, we determined the linear region. 
Figure 2.8 shows the ID(VD) curves for HD SOI wafers. When VD is swept from 3 V 
to +3 V, the drain current for all the three HD SOI wafers increases linearly under 
negative and positive gate bias. In order to compare with undoped wafers, we set VD 
as 0.2 V for all the doped samples, as it was for the undoped wafers. 
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Figure 2.8: ID(VD) curves with different VG bias under `-MOSFET configuration for (a) arsenic-
implanted, (b) phosphorus-implanted and (c) boron-implanted SOI wafers. Probe pressure is 60 g. 
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Figure 2.9 shows the ID(VG) and gm(VG) curves for doped SOI wafers: (a) and (b) for 
n-type dopants (As and P); (c) and (d) for p-type (B). The ID(VG) characteristics for 40 
nm HD SOI wafers are totally different from those in undoped SOI wafer (Figure 2.6). 
HD SOI wafers still show a small field-effect modulation of the drain current, which 
is also reflected by changes in the corresponding gm(VG) curves (Figure 2.9b and d). 
Note that both drain current and transconductance have different variations between 0 
~ +40 V and 0 ~ 40 V, revealing two types of conduction mechanisms. The non-
linear regions in Figure 2.9a and c indicate that an accumulation channel is activated 
(0 ~ +40 V for As-implanted and P-implanted samples and 0 ~ 40 V for B-implanted 
sample). For opposite gate biasing (0 ~ 40 V for As-implanted and P-implanted 
samples and 0 ~ +40 V for B-implanted sample), the films tend to be depleted, and a 
linear ID(VG) dependence is observed. 
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Figure 2.9: Drain current and transconductance versus gate bias in 40 nm HD SOI wafers. (a) and (b) 
n-type implant; (c) and (d) p-type implant. Probe pressure = 60 g. 
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The expansion of the depletion region, reflected by a linear decrease of volume 
current (linear region in Figure 2.9a and c), leads to a nearly constant 
transconductance (Figure 2.9b and d). Note that the heavily-doped films cannot be 
fully depleted: there is no zero-current region (as in Figure 2.6a for undoped SOI at 
VG ? 0 V). A neutral region with ‘volume’ conduction subsists for the entire VG 
range. The current is exclusively due to majority carriers. No obvious inversion 
channel is obtained, which is possibly explained by a corresponding VT value too high 
to be experimentally reached. The onset of the inversion channel would have been 
detected from the presence of a minimum current value, for VG ? VT, beyond which 
the current would have increased due to the parallel conduction of minority and 
majority carriers. 
Figure 2.10 gives the L-MOSFET results for 10 nm HD SOI wafers. The field-effect 
modulation is even smaller compared with 40 nm HD SOI wafers, probably due to the 
higher doping level (10
20
 cm
-3
). The drain current varies quasi-linearly with the gate 
voltage from 40 V to +40 V (Figure 2.10a and c), reflecting the linear expansion of 
the depletion region. The transconductances are rather constant, as shown in Figure 
2.10b and d. As a result, only volume conduction appears in 10 nm samples and the 
formation of the depletion region is responsible for less than 10% current variation 
(the total variation in the whole region (40 V ~ +40 V) divided by the maximum 
current, for example, (103 µA94 µA)/103µA = 8.7% for arsenic-implanted samples). 
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Figure 2.10: Drain current and transconductance versus gate bias in 10 nm HD SOI wafers. (a) and (b) 
n-type implant; (c) and (d) p-type implant. Probe pressure = 30 g. 
2.3 Geometric factor for HD SOI wafers 
Before modeling the L-MOSFET in HD SOI wafers using the conventional Y-
function (Eq. (2.3)), the geometric factor needs to be determined. According to [6], 
the geometric factor can be obtained from the comparison of point-contact L-
MOSFET and four-point probe measurements.  
The configuration for four-point probe experiments is reminded in Figure 2.11. The 
probes are aligned and their pressure is of 60 g. The current is injected from probe 1 
to probe 4 (I14) and the voltage drop between the inner probes (V23) is measured with a 
very high impedance voltmeter (1 Gj). This eliminates the current flowing into probe 
2 and probe 3. The sheet resistance is written as [19]: 
( ) 23
14
4.53G
V
R V
I
* "
!
      (2.4) 
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Figure 2.11: Schematic configuration for four-point probe measurements. 
Under L-MOSFET configuration, the sheet resistance can be rewritten as [7], [20]: 
( ) DG G
D
V
R V f
I
*
!
    (2.5) 
Combining Eqs. (2.4) and (2.5), the geometric factor can be calculated as: 
23 23 14
14
/
4.53 4.53
/
D
G
D D D
V I V I
f
I V V I
* " * "     (2.6) 
Figure 2.12a compares ID and I14 for 40 nm P-implanted SOI wafers with VG = 0 V. fG 
can easily determined from the ratio of the slopes of I14(V23) and ID(VD) curves. Figure 
2.12b shows the calculated geometric factor versus different gate voltage for 40 nm 
HD SOI wafers. The calculated geometric factor for HD SOI wafers is close to the 
classical value for undoped wafers. For simplicity, we will use 0.75 for all the 
characterization of HD SOI wafers, as in the undoped wafers. 
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Figure 2.12: (a) Comparison of ID and I14 for P-implanted SOI wafers with VG = 0 V and (b) 
calculated geometric factor versus gate bias in 40 nm HD SOI wafers. Probe pressure = 60 g. 
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2.4 Conventional Y-function for HD SOI wafers 
The conventional Y-function in HD SOI wafers is given in Figure 2.13. No straight 
line Y(VG) is obtained, which makes the parameter extraction impossible. This 
problem was predictable, being attributed to the strong volume current masking the 
channel (unlike the case of undoped SOI wafers where Ivol ? 1 pA at VG = 0 V in 
Figure 2.6a). The classical MOSFET equations cannot be used here as in undoped 
SOI wafers. A revisited model for parameters extraction is needed and we describe 
ours in the next sub-section. 
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Figure 2.13: Conventional Y-function using the total drain current for: (a) 40 nm and (b) 10 nm HD 
films. 
3. Revisited model for HD SOI wafers 
Figure 2.9a shows the two conduction regimes involved in ID(VG)characteristics of 
heavily-doped substrates: (i) variable volume contribution assisted by the growth of 
the depletion region and (ii) interface accumulation [21]. In this section, analytical 
expressions are proposed for each region; they will be used later to extract the 
corresponding material parameters: flat-band voltage VFB, interface mobility µs, 
volume mobility µvol for holes or electrons, and activated concentration for acceptors 
NA or donors ND. 
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3.1 Variable volume contribution 
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Figure 2.14: `-MOSFET cross section and energy-band structure in boron-implanted SOI wafers for 
(a) VG > 0 and (b) VG < 0. EFi denotes the intrinsic Fermi level, EF denotes the Fermi level and |s is 
the surface potential. 
When VG is negative for n-type SOI or positive for p-type SOI, a depletion layer is 
formed at the Film/BOX interface, shown in Figure 2.14a. Depletion effect below the 
BOX and interface traps are neglected [22], so surface potential |s at Film/BOX 
interface is mainly affected by gate bias. The coupling between front surface and the 
channel can be neglected in first-order approximation, because the film is not fully-
depleted. We consider boron-implanted SOI wafer as example but a similar derivation 
is straightforward for donor-type doping (arsenic and phosphorus). If we focus on the 
depletion region only (from 0 to WD), the Poisson equation for the silicon-film region 
can be written as: 
2
2
( )
A
si
d x q
N
dx
3
4
*     (2.7) 
Here, ( )x3  is the electrostatic potential in the Si film, q is the electron charge, "si is 
the permittivity of silicon and NA is the concentration of acceptors in the Si film. 
Integrating Eq. (2.7) from 0 to WD along x direction, the charge of depletion layer QD 
can be expressed as follows:  
2D A D si A sQ qN W q N4 2* + * +    (2.8) 
The boundary condition at the Film/BOX interface can be established from Gauss law: 
Chapter 2: Characterization of heavily-doped SOI wafers by pseudo-MOSFET technique 
54 
 
( )G FB sBOX BOX G FB s D
BOX
V V
C V V Q
T
2
4 2
+ +
* + + * +   (2.9) 
in which BOX4  and TBOX are respectively the permittivity and thickness of BOX, CBOX 
is the capacitance of BOX per unit area. Combining Eq. (2.8) and Eq. (2.9) yields the 
width of depletion layer WD: 
( )
22
1 1si BOXD G FB
BOX A si
C
W V V
C qN
4
4
5 6
* + , , +7 8
7 8
9 :
  (2.10) 
The second term under the radical sign is usually very small compared to 1 (0.03 for 
NA = 10
19
 cm
-3
, TBOX = 145 nm and VGVFB = 40 V). Therefore first-order 
approximation is valid and gives: 
( )BOXD G FB
A
C
W V V
qN
* +     (2.11) 
Eq. (2.11) shows that the depletion layer is linearly increasing with VG. Hence, the 
thickness of the conducting part of the film (TsiWD) decreases linearly with VG. 
Assuming that the mobility in the film volume is constant, the drain current varies as a 
linear function of WD: 
, ( )D vol G p vol A si D DI I qf N T W V$* * +    (2.12) 
where µp,vol represents the mobility of holes in volume. Substituting Eq. (2.11) into Eq. 
(2.12), the volume current Ivol becomes: 
, 0( )vol G p vol BOX G DI f C V V V$* + +    (2.13) 
where V0 is a characteristic voltage given by [21]: 
0
A
FB si
BOX
qN
V V T
C
* ,     (2.14) 
V0 represents a fictive voltage which would lead to full depletion of the film and is 
measured by extrapolating to zero the current in the linear region of ID(VG) curves. 
Note that V0 is very large (> 150 V) because the full depletion cannot be actually 
achieved due to the very high doping. V0 yields the effective doping concentration NA 
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using Eq. (2.14). The slope of Eq. (2.13) allows extracting the volume mobility µvol. 
Figure 2.15 shows the application of our model on the measured currents for 40 nm 
and 10 nm samples. 
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Figure 2.15: Experimental and modeled drain currents in volume conduction regime of pseudo-
MOSFET for (a) 40 nm and (b) 10 nm HD SOI wafers. Symbols: experimental data. Solid lines: model 
as in Eq. (2.13). 
For 40 nm HD wafers (Figure 2.15a), the model and experimental results match at 
relatively low voltage (|VG| < 20 V). However, a small additional current is observed 
when |VG| increases from 20 V to 40 V for As- and P-implanted wafers. As we noted 
previously (Figure 2.9a), no strong inversion is observed in the ID(VFG) curves. 
Nevertheless, is the extra current induced by the formation of a weakly inverted 
channel? The threshold voltage is the critical voltage to distinguish strong and weak 
inversion conductance. In our HD samples, the threshold voltage is essentially 
governed by the maximum depletion charge: 
A,D Dmax
T
BOX
qN W
V
C
;      (2.15) 
where WDmax is the maximum depletion width, given by [14]: 
2
42 si A,D isi s
D max
A,D A,D
kT ln( N / n )
W
qN q N
44 2
; ;    (2.16) 
If the implanted dopants are fully activated, the calculated threshold voltages are ~ 80 
V for 10
19
 cm
-3
 doping and ~ 260 V for 10
20
 cm
-3
 doping. However, the actual doping 
concentration is lower due to the incomplete doping activation and can be obtained 
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from Eq. (2.14). For 40 nm samples, the extracted doping concentrations are 0.53 × 
10
19
 cm
-3
 for arsenic and 0.52 × 10
19
 cm
-3
 for phosphorus. Therefore, the actual 
threshold voltage is lower. Weak inversion starts for lower surface potential (|s = |F) 
and may be expected for VG < 40 V, so leading to extra current. No such effect can be 
observed in 10
20 
cm
-3
 doped films. Therefore, for 10 nm HD SOI wafers, the volume 
current calculated with Eq. (2.13) shows excellent agreement with the experimental 
data (Figure 2.15b): ID(VG) curves are perfectly linear. 
3.2 Interface accumulation 
When VG is positive enough for n-type SOI (negative for p-type SOI), an 
accumulation channel is formed at the Film/BOX interface (Figure 2.14b). As a result, 
the drain current contains the volume current and the accumulation current: 
D vol accI I I* ,      (2.17) 
in which Ivol is the maximum volume current flowing through the entire, undepleted 
P-type Si film: 
,vol G p vol A si DI qf N T V$*     (2.18) 
The gate-dependent accumulation current Iacc is given by the classical expression of 
the MOSFET drain current in the ohmic regime [17]: 
,
( )
1 ( )
p s
acc G BOX G FB D
acc G FB
I f C V V V
V V
$
%
* + +
, +
  (2.19) 
where µp,s is the interface mobility of the holes and acc%  is the degradation factor of 
interface mobility. 
In order to access the interface current only, we need to calculate the accumulation 
current from Eq. (2.17) (Iacc = IDIvol). Theoretically, the volume current equals to the 
drain current measured at VG = VFB. We assume that the effect of traps at the Si/BOX 
interface on the flat-band voltage can be neglected. Therefore, the theoretical flat-
band voltage mainly results from the work-function difference between the HD film 
and the P-type substrate: 
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5 6
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  (2.20) 
where ni is the intrinsic carrier density at room temperature (~ 1.5 " 1010 cm-3) and 
Nsub is the doping concentration of substrate (~ 10
15
 cm
-3
). Therefore, the calculated 
flat-band voltages for 40 nm HD films are: ~ 0.8 V for As- and P-implanted wafers 
and ~ 0.51 V for B-implanted wafers. Since all the theoretical flat-band voltages are 
close to 0, we uniformly use the drain current at VG = 0 V to represent the volume 
current. The calculated accumulation current is given in Figure 2.16a.  
We have seen in Figure 2.13 that the conventional Y-function cannot be applied to the 
total current. This is why we propose a new Y-function, Yacc, is dedicated exclusively 
to the accumulation channel and is defined as: 
( )D vol accacc G BOX D s G FB
m m
I I I
Y f C V V V
g g
$
+
* * * +   (2.21) 
Using the corrected Eq. (2.21), a linear variation of Yacc versus VG curve is obtained, 
as shown in Figure 2.16b for 40 nm heavily-doped SOI wafers. Note that this new Y-
function is only applicable for the accumulation part of the curves. The mobility µs, 
extracted from the slope, is the majority carriers mobility at the Film/BOX interface 
and can be different from the volume mobility µvol. Note that at very high voltage, the 
new Y-function (open symbols in Figure 2.16b) is slightly higher than our model 
(solid lines in Figure 2.16b). This may possibly be explained by a gate-dependent 
screen effect [23]. The screen effect can enhance the interface mobility, which will be 
detailed in the next sub-section. In addition, we will discuss the other extracted 
parameters from L-MOSFET experiments. 
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Figure 2.16: (a) Accumulation current and (b) revisited Y-function versus gate voltage for surface 
accumulation current. Symbols: experimental data for 40 nm heavily-doped SOI wafers. Solid lines: 
linear approximation using Eq. (2.21). 
3.3 Extracted results 
Table 2-II summarizes the parameters (flat-band voltage, interface and volume 
mobility, doping concentration) extracted from L-MOSFET measurements. The 
doping levels are close to the target values (10
20
 cm
-3
 for 10 nm samples and 10
19
 cm
-3
 
for 40 nm samples). This implies that despite the very high implant doses, the 
impurities are essentially confined within the Si film (without significant diffusion 
into the BOX) and exhibit a reasonable electrical activation (~ 50%). The Secondary 
Ion Mass Spectroscopy (SIMS) profiles in Figure 2.17 confirm the rather uniform 
distribution of impurities (electrically active or not) in 40 nm thick films [24]. Only 
for P-implanted samples can a dopant segregation at the interface be observed. 
Table 2-II: Extracted flat-band voltage, interface and volume mobility and activated doping 
concentration from `-MOSFET data. 
Dopants 
40 nm (targeted doping ~10
19
 cm
-3
) 
10 nm (targeted 
doping ~10
20
 cm
-3
) 
NA,D 
(10
19
 cm
-3
) 
µvol 
(cm
2
/Vs) 
VFB 
(V) 
µs 
(cm
2
/Vs) 
NA,D 
(10
20
 cm
-3
) 
µvol 
(cm
2
/Vs) 
undoped - - 
6.1 (VFB) 
6.9 (VT) 
94 (h) 
457 (e) 
- - 
Arsenic 0.53 86 (e) 0.68 104 (e) 1.3 32 (e) 
Phosphorus 0.52 73 (e) 0.57 79 (e) 0.9 44 (e) 
Boron 0.47 50 (h) -0.77 53 (h) 1.4 28 (h) 
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Figure 2.17: SIMS doping profiles: (a) Arsenic, (b) Phosphorus and (c) Boron. The surfaces of the Si 
films are at zero depth (Courtesy of K. Akarvardar and C. Hobbs) [24]. 
The mobility values in Table 2-II are much lower than those measured in the undoped 
wafer (Figure 2.7), which documents the strong reduction of the mobility (5x for 
electrons and 2x for holes) with doping level (10
19
 cm
-3
). In the higher doped 10 nm 
thick films, the mobility is further reduced by a factor of two. The mobility in the 
accumulation channel is systematically larger than in the volume. This can be 
interpreted by the accumulation channel screening the effect of Coulomb scattering on 
interface mobility [23], [25], [26]. In heavily-doped devices (10
19
 cm
-3
 or above), 
mobility is dominated by Coulomb scattering rather than by phonon or surface 
roughness scattering [27]. With the majority carrier (electrons concentration at the 
Film/BOX interface increasing in weak accumulation mode, a neutralizing screen 
around the positively-charged, ionized donor or acceptor atoms is created. This screen 
can reduce the cross-section of Coulomb scattering, enabling higher interface mobility 
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than bulk mobility. This screen effect was also demonstrated in heavily-doped 
junctionless transistors [28]. 
Although the 40 nm thick samples were implanted with the same dose, P-implanted 
wafers show lower mobility than in As-implanted wafers. The difference in interface 
mobility (25%) is attributed to the segregation of phosphorus atoms at the back 
interface during annealing (Figure 2.17b). This segregation leads to higher impurity 
concentration at the Film/BOX interface for P-implanted wafers, enabling stronger 
Coulomb scattering. 
The extracted flat-band voltages in Table 2-II are small. As calculated previously, the 
theoretical values of flat-band voltages are ~ 0.8 V for As- and P-implanted wafers 
and ~ 0.51 V for B-implanted wafers. Some deviations may result from a 
concentration of interface and oxide defects, which were neglected in the calculations. 
Nevertheless, the extracted flat-band voltages are still close to the theoretical values, 
demonstrating that the implantation process did not degrade the interface quality [29], 
[30].  
In addition, using the drain current at the extracted flat-band voltage as volume 
current and the doping level extracted from V0, we can easily calculate the volume 
mobility from Eq. (2.18). We obtain 86 cm
2
/Vs for As-doped wafers, 73 cm
2
/Vs for 
P-doped wafers and 49 cm
2
/Vs for B-doped wafers (Table 2-II). 
4. Van der Pauw and Hall effect 
In order to confirm our novel MOSFET extraction method for HD SOI wafers, we 
also performed Van der Pauw and Hall effect measurements, which provide 
independently the mobility and doping level. 
4.1 Experiments setup 
Figure 2.18 shows the experimental platform and configuration for Van de Pauw and 
Hall effect measurements with four pressure probes in the corners of the die. In our 
home-made system, the die is placed on a metal support (for back-gate biasing) which 
can be gently moved into the center of the magnet gap. The direction of the magnetic 
field B can be reversed. The measurement is computer controlled and automated. 
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Figure 2.18: (a) Experimental platform and (b) schematic configuration for Van de Pauw and Hall 
effect. 
Before Hall effect measurements, contact resistance experiments are performed in 
order to verify whether all the contacts are ohmic. Then, Van der Pauw experiments at 
B = 0 yield the average resistivity VDP<  [17]: 
12,34 23,41
ln 2 2
si
VDP
R RT
f
=
<
,
* " "    (2.22) 
where 12,34R  and 23,41R  are pseudoresistances, defined as 
34
12,34
12
V
R
I
*  and 4123,41
23
V
R
I
* , 
respectively. 34V  corresponds to the voltage measured between probe 3 and probe 4 
when the current 12I  is injected through probe 1 and probe 2. Similar definitions apply 
to 41V  and 23I . Tsi is the film thickness and f  is a configuration coefficient given by 
[17]: 
12,34 23,41
12,34 23,41
/ 1ln 2 ln 2
2exp cosh 1
/ 1
R R
f R R f
5 6+5 6
+ " " *7 87 8 7 8,9 : 9 :
  (2.23) 
For additional accuracy, the Van der Pauw measurements are repeated by injecting 
the current from probe 3 to probe 4 and from probe 4 to probe 1. The final resistivity 
is the average value. 
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For the Hall effect measurements, 0.5 T magnetic field is applied vertical to the dies. 
The current is injected from probe 1 to probe 3 (I13) and the corresponding voltage 
between the two other probes (probe 2 and probe 4) is measured. The measurement is 
repeated by (i) injecting from probe 3 (I31) and (ii) reversing the magnetic field. The 
Hall voltage HV  can be calculated as:  
24 13 24 31 24 31 24 13( , ) ( , ) ( , ) ( , )
4
H
V I B V I B V I B V I B
V
, + , , + + +
*   (2.24) 
Here, 24 13( , )V I B,  and 24 31( , )V I B,  are the voltages between probe 2 and probe 4 
when the current is injected from probe 1 and from probe 3, respectively. 24 13( , )V I B+  
and 24 31( , )V I B+  are the measured voltages with the reversed magnetic field direction. 
For the sake of accuracy, the current is also injected into probe 2 or probe 4 and the 
corresponding voltages between probe 1 and probe 3 are detected. These measured 
values are cross-checked for consistency. The average values represent the final Hall 
voltage VH and Hall current IH from which the Hall coefficient RH and Hall mobility 
µH can be extracted using standard expressions [17]: 
H si
H
H
V T
R
I B
"
* +
"
    (2.25) 
H
H
VDP
R
$
<
*      (2.26) 
The doping concentration can be obtained from: 
,
1
A D
VDP H
N
q< $
*     (2.27) 
In next sub-section, we will discuss the extracted results from Hall effect. 
4.2 Experimental results 
Table 2-III gives the measured data from Hall effect experiments with 0GV *  
(maximum volume conduction). The overall agreement with L-MOSFET results 
(Table 2-II) is excellent. This indicates that the L-MOSFET delivers reliable results. 
It is the only transport method that is able to provide independently the carrier 
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concentration (from V0, Eq. (2.14)) and mobility (from Eqs. (2.13), (2.18) or (2.21)) 
without the need of a magnetic field. It follows that the L-MOSFET can be 
substituted to the more tedious, time-consuming Hall effect measurements. 
Table 2-III: Extracted volume mobility and activated doping concentration from Hall effect (VG = 0 V) 
and `-MOSFET measurements. 
Dopants 
40 nm 10 nm 
,A D
N  
(10
19
 cm
-3
) 
H
$ or vol$  
(cm
2
/Vs) 
,A D
N  
(10
20
 cm
-3
) 
H
$ or vol$  
(cm
2
/Vs) 
Hall 
R-
MOSFET 
Hall 
R-
MOSFET 
Hall 
R-
MOSFET 
Hall 
R-
MOSFET 
Arsenic 0.58 0.53 
108 
(e) 
86 (e) 1.4 1.3 
43 
(e) 
32 (e) 
Phosphorus 0.46 0.52 
107 
(e) 
73 (e) 0.97 0.9 
62 
(e) 
44 (e) 
Boron 0.62 0.47 
55 
(h) 
50 (h) 2.9 1.4 
22 
(h) 
28 (h) 
 
The mobility comparison between L-MOSFET and Hall effect offers additional 
information on the scattering mechanisms. The Hall mobility (Table 2-III) is 
consistently larger than the volume drift mobility calculated in depletion (Eq. (2.13), 
Table 2-II). The difference between Hall and volume mobilities results from the 
combination of Coulomb and phonon scattering. It is known that the Hall scattering 
factor Hr  = 6H/6vol equals to 1.93 for Coulomb scattering and 1.18 for acoustic 
phonons scattering [17]. In our 10
19
 cm
-3
 samples, rH  1.1-1.3 shows the prevailing 
role of phonon scattering. In 10
20
 cm
-3
 samples, rH increases to 1.5 as a consequence 
of stronger Coulomb scattering. An exception is observed only for B-doped 10 nm 
films: rH = 0.79. This can be probably attributed to overestimated geometric factor for 
B-doped films. Figure 2.12b shows that the actual geometric factor is ~ 0.67 for B-
doped 40 nm wafers, lower than 0.75 used for extraction in L-MOSFET. The 
geometric factor for 10 nm wafers cannot be obtained due to the breakdown of BOX 
in four-point probe measurements. 
The Hall effect measurement can also be performed with different gate biasing, as 
shown in Figure 2.19. In variable volume conduction mode (40 V to 0 V for arsenic- 
and phosphorus-implanted wafers; 0 V to +40 V for boron-implanted wafer), the Hall 
mobility keeps constant. In interface accumulation mode, the Hall mobility increases 
with the |VG| rising, especially for As- and P-doped SOI wafers; for B-doped films, 
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more negative gate bias is needed to exhibit higher mobility. The mobility 
enhancement in accumulation can be attributed to the screen effect, which 
corresponds to the results extracted from L-MOSFET (Table 2-II). 
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Figure 2.19: Hall mobility versus back-gate bias, from Van der Pauw measurements on 40 nm heavily-
doped SOI wafers. 
4.3 Resistivity comparison 
According to [17], the average resistivity extracted from L-MOSFET can be 
calculated as: 
,
1
A D volqN
<
$
*     (2.28) 
For four-point probes experiments, the average resistivity can be determined from the 
sheet resistance: 
siR T< * !      (2.29) 
Table 2-IV compares the resistivities extracted from L-MOSFET, Van der Pauw and 
four-point probes measurements. The results show convincing agreement, although 
the four-point probe is unable to separate the carrier mobility and concentration. 
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Table 2-IV: Resistivities in HD SOI wafers measured with different methods. 
Dopants 
10 nm 40 nm 
R-
MOSFET 
VDP 
4-point 
probe 
R-
MOSFET 
VDP 
4-point 
probe 
?  
(cm ! X) 
?  
(cm ! X) 
?  
(cm ! X) 
?  
(cm ! X) 
?  
(cm ! X) 
?  
(cm ! X) 
Arsenic 0.0015 0.0010 0.0014 0.014 0.010 0.013 
Phosphorus 0.0016 0.0010 0.0013 0.016 0.012 0.016 
Boron 0.0016 0.0010 0.0014 0.027 0.018 0.025 
 
5. Conclusions and perspectives 
In this chapter, we showed for the first time that the L-MOSFET technique can be 
adapted for HD SOI wafers. The field-effect induced by back-gate biasing is small, 
due to very high implanting dose, but it is still exploitable for detailed characterization. 
The volume conductance is modulated by the variation of the depletion region and 
dominates the total current. In samples with 10
19
 cm
-3
 doping, an accumulation 
channel is formed and gives insight on the carrier mobility at the Film/BOX interface. 
By contrast, only the volume mobility can be detected in 10
20
 cm
-3
 doped samples.  
Unlike the case of undoped wafers, the volume current prevails in HD SOI. We 
showed that parameters extraction is possible using an updated model which takes the 
volume currents into account. As the L-MOSFET yields the carrier mobility (in 
volume and at the interface) and the doping concentration independently, it can 
successfully replace more complex Hall effect measurements. This conclusion has 
been validated by comparing L-MOSFET, Hall and four-point probe experiments. 
Our results have key technological implications. Firstly, we showed that ultra-thin Si 
films can be efficiently doped up to at least 10
20
 cm
-3
, with good dopant activation and 
confinement in the film. This kind of high doping can be used for the source/drain 
engineering in ultra-thin fully depleted SOI MOSFETs or FinFETs, enabling a lower 
access resistance. Secondly, it was found that 10 nm films with 10
20
 cm
-3
 doping 
cannot be fully depleted and a large volume current subsists. Since film thinning 
below 3-5 nm is still challenging, the doping of the body needs to be reduced in the 
planar juncitonless transistors (10
18
-10
19
 cm
-3
) in order to be able to switch off the 
channel. However, this lower-doping level cannot be used for source and drain due to 
large access resistance. Therefore, higher doping concentration (10
20
 cm
-3
) is used for 
source and drain in planar junctionless transistors [31]. This will lead to the formation 
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of junction between body and source/drain. Such a ‘junction-engineered junctionless 
transistor’ actually belongs to the family of highly doped accumulation-mode 
MOSFETs. Another choice for junctionless transistors is the design of multiple-gate, 
such as junctionless FinFET [32], where the depletion region is expanded. 
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Three-dimensional (3D) integration is the final solution to overcome the challenges of 
“More Moore” applications [1]. It is an advanced technology, integrating two or more 
layers of active electronic components both vertically and horizontally into a single 
chip. These layers include dissimilar materials, process technologies and 
functionalities [2]. Many methods have been proposed to achieve 3D integration [3], 
[4]: monolithic growth or wafer-to-wafer, die-to-wafer and die-to-die. Direct wafer-
to-wafer bonding has shown a compelling advantage in terms of bonding quality and 
mechanical attachment, alignment capability, reliability and cost [5], [6]. Many 
applications based on wafer bonding have been demonstrated: Micro Electro 
Mechanical Systems [7], hetero integration [8]–[10], interconnection and packaging 
by Through Silicon Via (TSV) [11]–[15]. For example, IBM recently reported 2.1 
GHz 3D stacked embedded DRAM in 45 nm SOI technology node based on low-
temperature oxide bonding and copper TSVs [16]. 
Though owing so many attractive advantages, wafer bonding technology still faces 
some challenges [4], such as heat dissipation, design complexity and bottleneck of 
conventional testing technology. Indeed, one of the key issues when fabricating 
bonded wafers is to insure low impact of the bonding process on the devices. The 
metal-to-metal bonding is important for achieving high quality interconnection and 
novel devices. The need for an electrical technique which gives quantitative 
information about the bonding quality is obvious. 
In this chapter, the electrical characteristics for metal-bonded wafers are investigated. 
Based on TCAD simulations and experimental results, the resistance assessing the 
bonding interface is extracted. We investigate the resistance variation as a function of 
the technological options. 
1. State-of-the-art for characterization of metal bonded wafers 
For high-quality bonding, smooth metal surfaces (atom-level clean) are demanded. 
The plastic deformation of the metal brings two wafers together in atom-close contact. 
Despite maintaining clean surfaces of metal, intrinsic or extrinsic voids can still be 
generated when bonding and annealing a wafer pair [17], [18]. Therefore, it is 
essential to assess the bonding quality before completing device fabrication [19]. 
Many methods have been reported to characterize the voids and their effect. The 
methods mainly include cross-sectional analysis (such as Scanning Electron 
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Microscopy (SEM) [20], Transmission Electron Microscopy (TEM) [20]–[22], Auger 
electron spectroscopy [23], etc.) and bond-strength measurement. Note that all these 
methods are destructive.  
On the other hand, most nondestructive methods involve bonding imaging: infrared 
transmission, Scanning Acoustic Microscopy (SAM) [24] and X-ray topography. 
These nondestructive methods are expensive, complicated and time-consuming. More 
importantly, they do not reveal the electrical performance of the bonding interface. 
Besides mechanical strength and interfacial defects, the primary concern for bonding 
interface is the electrical contact resistance. F. Shi et al. proposed an I(V) method to 
assess the electrical quality of bonded p-n junctions in bonded GaAs wafers [25]. F. 
Gity et al. analyzed the current transport across a p-Ge/n-Si diode structure obtained 
by direct wafer bonding [26]. However, these two electrical characterizations require 
a p-n junction or heterojunction at the bonding interface.  
For metal-bonded wafers, no junction exists at the bonding interface. Therefore, a 
specific Kelvin cross was proposed to directly measure the contact resistance for 
bonded interface, as shown in Figure 3.1a [21], [27]. The current is injected with two 
contact tips and forced to flow through the bonding interface. Two other tips measure 
the drop of voltage at the bonding interface. At first approximation, the contact 
resistance RC can be calculated as: 
MT MB
C
V V
R
I
+
*      (3.1) 
where VMT and VMB are respectively the measured voltages of top and bottom layers 
and I is the corresponding current. This method needs to etch the top layer for 
fabrication of the Kelvin cross. In this chapter, we propose a simpler and faster 
method that does not need any technological process: the direct current-voltage 
measurement across the bonded wafers. 
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Figure 3.1: Schematic of Kelvin cross for measuring the contact resistance [21].
2. Experiments set up 
2.1 Sample preparation 
Two types of metal-to-metal bonded wafers were fabricated at CEA-Leti, as described 
in Figure 3.2. A 60 nm titanium nitride (TiN) layer was firstly deposited on two 12-
inch bare silicon wafers (boron-doped, 5 × 10
14
 cm
-3
, 725 im thickness) as buffer to 
prevent the bonding metal diffusing into the silicon film. Then, a thin titanium layer 
was deposited on the TiN layer. The titanium surfaces of both wafers were cleaned 
(atom-level) and then mechanically bonded together at room temperature (RT). All 
the samples used in the measurements are detailed in Table 3-I. The two bonded 
samples (Bond10 and Bond5) are fabricated with the thickness of titanium layer of 10 
nm and 5 nm, respectively. Two splits were measured: one with wafers annealed at 
400°C for two hours and the other without annealing (here called RT wafers). The 
bare silicon wafer without bonding (Bare) was used as a reference.  
?
?
?
?
 
Figure 3.2: Schematic of direct metal-bonded procedure. 
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Table 3-I: Different interlayers for the tested wafers 
Samples Interlayers structure 
Bond10 TiN (60 nm) / Ti (10 nm) ? Ti (10 nm) / TiN (60 nm) 
Bond5 TiN (60 nm) / Ti (5 nm) ? Ti (5 nm) / TiN (60 nm) 
Bare Bare Si wafer 
 
2.2 Experimental configuration 
The standard Jandel Universal Probe Station was employed to perform the 
measurement, but only one pressure-controlled probe was placed on the top side of 
bonded wafers disposed on the copper chuck, as shown in Figure 3.3. All the 
experiments were conducted on 1 cm × 1 cm pieces to avoid edge leakage effects. The 
voltage between the probe and chuck is swept from 40 V to +40 V and the probe 
current was measured with a medium integration time. The hold time and delay time 
were respectively 5 s and 0.02 s. Two types of electrical configurations can be used: 
probe grounded or chuck grounded. All the measurements were performed with 
Agilent 4156B Semiconductor Analyzer at room temperature. 
 
Figure 3.3: Schematic configuration of I(V) measurements. VP and VC denote the voltage of probe and 
chuck, respectively. 
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2.3 Experimental results 
2.3.1 Bare wafers 
Before testing metal bonded wafers, we firstly measured the bare Si wafer using the 
same configuration as shown in Figure 3.3. Figure 3.4a shows the current measured 
when the voltage is applied on the probe (VP) and the chuck is grounded. The absolute 
value of probe current increases exponentially with negative VP, and saturates at a low 
value for positive voltage range. With the probe pressure increase, the probe current 
for negative bias is enhanced. When the voltage is input from the chuck (VC) and the 
probe is grounded, the exponential increase of probe current happens for positive bias 
(Figure 3.4b). With the chuck negatively biased, the probe current saturates only for 
30 g; larger pressures enable higher current flow. The characteristics measured are not 
linear and they remind junction-type measurements. This is not surprising since the 
bare wafer in the configuration of Figure 3.3 involves metal-semiconductor contacts 
(Schottky junctions). 
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Figure 3.4: Experimental I(V) curves for bare wafer. (a) The voltage is applied on the probe and the 
chuck is grounded; (b) the voltage is applied on the chuck and the probe is grounded. 
For the bare wafer, two Schottky contacts exist: probe/silicon (D1) and silicon/chuck 
(D2), as shown in Figure 3.5a. Without applied voltage, a Schottky barrier exists due 
to the difference of work-functions between silicon and metal. Assume that the 
metal/semiconductor is perfect and there are no traps at the Schottky contact. The 
barrier height 
B
>  for such an ideal Schottky contact is given by [28]: 
B g M
E> ?* , +@     (3.2) 
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Here, ?  and 
g
E  are respectively the electron affinity (4.05 eV) and band gap (1.12 
eV) of silicon; M@  is the work-function of the metal. According to [29], the work-
functions for tungsten (probe) and copper (chuck) are respectively 4.55 eV and 4.65 
eV. Therefore, the calculated barrier heights for D1 and D2 are: 
1_B D
> *  0.62 eV and 
2_B D
> *  0.52 eV. In addition, D1 is a point-contact diode while D2 has a large contact 
area. Therefore, D1 (probe/silicon junction) has a higher energy barrier and a much 
smaller area than D2 (silicon/chuck junction). We expected the current to be limited 
by D1. Note that those remarks are consistent with the I(V) curves in Figure 3.4a, in 
which the D1 junction is biased (probe biased and chuck grounded). Indeed, negative 
VP under this configuration corresponds to forward-biasing of D1. For positive VP, D1 
is reverse-biased and therefore IP is limited. For all the next experiments, we will use 
this electrical configuration (chuck grounded). We will prefer using the highest probe 
pressure (100 g) in order to reduce the access resistance. 
4 05.  eV? *
F
E
C
E
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Figure 3.5: (a) Cross-section of bare Si wafer with two Schottky contacts (D1 and D2) and (b) energy 
band for the Schottky contact without applied voltage. 
2.3.2 Bonded wafers 
As seen in the previous section, we polarize the probe and ground the chuck. The 
probe pressure is set at 100 g. Figure 3.6 shows the measured IP(VP) for bonded 
wafers: (a) Bond10, with 10 nm Ti as bonding layer and (b) Bond5, with 5 nm Ti as 
bonding layer. The open symbols show the curves obtained for samples without 
annealing (“RT”) and the solid lines were obtained for samples with annealing at 
400°C for 2 hours. First remark is that the current level is smaller than the one 
Chapter 3: Characterization of metal bonded silicon wafers 
77 
obtained for Bare (Figure 3.4a). Nevertheless, the shape of the curves for non-
annealed (RT) bonded wafers is similar to the one for Bare, suggesting a Schottky 
contact. The question is which Schottky contact dominates the transport here. Indeed, 
bonded wafers add four more interfaces besides probe/silicon and silicon/chuck, as 
shown in Figure 3.7. Since TiN is a titanium alloys with low electrical resistivity (~ 
70 µj·cm) [26-27], we regard the two interfaces of Ti/TiN as ohmic contacts. Thus, 
only two extra Schottky junctions need be taken into account for bonded wafers: 
silicon/TiN (D3) and TiN/silicon (D4). The measured Schottky barrier of a TiN/p-type 
Si(100) junction is 0.53 V at room temperature [32], which is smaller than the one for 
Probe/Silicon Schottky contact (D1). This means that the point-contact D1 in bonded 
wafers will still dominate the IP(VP) behavior, as in bare Si wafer. 
The second remark is that after annealing at 400°C for 2 hours, both currents 
(especially the saturation current for positive voltage range) increase, clearly showing 
that the annealing decreases the resistance of the contacts. 
The aim for these measurements is to find a parameter (possibly a resistance value) to 
quantify the impact of the annealing on the bonded wafers. In the next section, we 
will use TCAD simulations to validate our experimental results and propose an 
appropriate method of contact evaluation.  
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Figure 3.6: Measured IP(VP) curves for bonded wafers: (a) Bond10 and (b) Bond5. 
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Figure 3.7: Cross-section of bonded Si wafer with four Schottky contacts (D1, D2, D3 and D4).
3. TCAD simulation 
3.1 Employed models 
Synopsys Sentaurus TCAD is employed to reproduce the I(V) curves for bare and 
bonded wafers [33]. Fermi-Dirac statistics is used to calculate the densities of carriers. 
The Philips Unified Mobility Model is used, which mainly considers the phonon 
scattering, Coulomb scattering and electron-hole scattering. Model for velocity 
saturation due to high electric field is also included.  
3.2 Simulation results 
3.2.1 Bare wafers: Schottky contact 
' Simulation setup 
The measured sample for bare silicon is a cuboid with the area (S) 1 cm
2
 and 
thickness (Tsi) 725 µm. Since the current flows between probe and chuck, the 
theoretical resistance RSi can be calculated as: 
si
Si
T
R
S
<*      (3.3) 
where 8 is the resistivity for silicon. The resistivity for the p-type wafer (NA = 5 × 10
14
 
cm
-3
) is ~ 300 j?cm [34] and therefore the calculated resistance is ~ 22 j. In order to 
simplify the simulation, the measured bare Si sample is represented by 5 µm × 5 µm × 
5 µm silicon cube. It is boron-doped with concentration 5 × 10
14
 cm
-3
. Tungsten is 
used as probe with penetration depth Tp (Figure 3.8a) and area Lp  × Lp (Figure 3.8b). 
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Figure 3.8c shows the simulated IP(VP) curves with ohmic (open symbols) and 
Schottky (solid line) contacts between silicon and chuck. The passage from ohmic to 
Schottky was obtained by defining electric boundary conditions as Schottky. The 
Schottky barrier is set by inputting work-function for the probe. The recombination 
velocities are used by default and no tunneling mechanism is considered. Obviously, 
the curve best corresponding to our experimental results is the one for ohmic contact 
between silicon and chuck. Note that this is in perfect agreement with the 
experimental results, showing that the transport is dominated by the Schottky diode 
D1 (probe/silicon). 
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Figure 3.8: (a) Cross-section, (b) top-view for bare wafers and (c) comparison of simulated IP(VP) 
curves for bare wafers with ohmic and Schottky silicon/chuck contact. The geometry for tungsten probe 
is: LP = 100 nm and TP = 100 nm. 
' Impact of probe geometry on the simulations 
The geometry of the contact between probe and samples has an important influence 
on the simulations. Figure 3.9a compares the IP(VP) curves with different probe size 
(LP). With LP enlarging, the probe current increases. The area for the cross-section of 
actual probes is ~ 5 × 10
-5
 cm
2
 (r
2
, r ~ 40 µm). Considering that the area of simulated 
silicon (5 µm × 5 µm) is smaller than the real one (1 cm × 1 cm), we set LP as 100 nm. 
The effect of probe (TP) penetration depth on the current is given in Figure 3.9b. For 
deeper probe penetration, the probe current increases. Note that these simulations 
correspond to the effect of probe pressure on the current in experiments (Figure 3.4a). 
For silicon-on-insulator, it is assumed that the probe penetrates around 10 nm more 
deeply when the pressure increases per 10 g [35]. Therefore, 100 nm is chosen for our 
simulation.  
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Figure 3.9: Simulated IP(VP) curves with different (a) probe sizes and (b) penetration depth.
3.2.2 Bonded wafers: Schottky contact and series resistance 
The equivalent model of the bonded wafers (cross-section in Figure 3.7) has four 
Schottky diodes and several resistances associated with the different material layers 
(Figure 3.10a). Modeling and parameters extraction based on this configuration is not 
easy to implement. Furthermore, we have demonstrated that the Schottky contact of 
probe/silicon dominates the I(V) behavior in this configuration for both bare and 
bonded wafers. Therefore, we regard the other three Schottky contacts as resistors, as 
shown in Figure 3.10b.  
 
Figure 3.10: (a) Real model and (b) simplified model for bonded wafers. D1, D2, D3 and D4 denote the 
Schottky diodes. RC2, RC3 and RC4 represent the contact resistances. 
Therefore, the simulation of bonded wafers can be represented by a bare wafer 
connected to a resistor at the bottom of the Si plate, as shown in Figure 3.11a. The 
Schottky contact is defined at the tungsten/silicon interface. Figure 3.11b shows the 
simulated I(V) current for bonded wafers. The probe current (IP) does not seem to be 
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influenced by series resistance smaller than 10 kj, but decreases for series resistances 
larger than 10 kj. This proves that only a series resistance large enough has a 
significant effect on the probe current. Based on these simulations, we will validate 
the extraction method, but before that, we need to express the bases of the model used 
for the extractions. 
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Figure 3.11: (a) TCAD simulation structure for the bare wafers with a parasitic resistance (Rinput), 
representing bonded wafers; (b) simulated IP(VP) curves with different input resistors. 
4. Model for estimation of bonded interface 
4.1 Estimation principle 
TCAD simulations show that a silicon plate connected to a series resistance (Figure 
3.11a) can reproduce the I(V) behavior of bonded wafers. The equivalent model is 
given in Figure 3.12a. When the probe/silicon Schottky diode (D1) is forward-biased 
(negative VP for grounded chuck in Figure 3.4a and Figure 3.6a), the corresponding 
energy band diagram is given in Figure 3.12b. According to [28], the thermionic 
emission process would be dominant for forward-biased Schottky diodes in 
moderately doped semiconductors ( 10
17
 cm
-3
) operated at room temperature. 
Electrons are emitted from the tungsten probe over the potential barrier into the p-type 
semiconductor. 
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Figure 3.12: (a) Our simplified model for bonded wafers and (b) energy band diagram when D1 is 
forward-biased. EF and EFM are the Fermi level for semiconductor and metal. |F is the Fermi potential 
for p-type silicon. 
We assume that the edge leakage current and interface current due to traps at the 
metal-semiconductor interface can be neglected. Consequently, the I(V) relationship 
of a Schottky diode is expressed as [36]: 
( )/ 1qV nkTSatI I e* +      (3.4) 
/* 2 Bq kT
Sat effI A A T e
>+*      (3.5) 
Here, n is the ideality factor, Aeff is the effective area, A* is the Richardson constant 
(32 2 2A cm K+ +! ! ) and B>  is the barrier height. If V "  3kT/q, the exponential 
relationship dominates and Eq. (3.4) can be approximated as [36]: 
log log
ln10
Sat
qV
I I
nKT
* ,     (3.6) 
The ideality factor n is obtained from the slope of ( )log I V curves. The intercept 
yields the reverse bias saturation current ISat and thus the barrier height can be 
calculated from Eq. (3.5). Figure 3.13a gives the simulated log PI ( PV ) curves 
without and with series resistance. For |VP| < B> , the conventional Schottky model 
shows good agreement with simulation and log PI almost superpose for both cases. 
Table 3-II summaries the extracted parameters for simulations based on the classical 
Schottky model. The extracted ideality factors approximate theoretical value (~ 1). 
The barrier height (~ 0.77 eV) is almost independent of Rinput, close to the theoretical 
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value (0.62 eV, the work-function for tungsten in the simulation is 4.55 eV). Only for 
|VP| > B>  does the series resistance have a significant effect on the current. With the 
series resistance rising, the probe current decreases. 
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Figure 3.13: (a) Simulated log|IP|(|VP|) curves with different input resistors and (b) log(t) versus Ibonded. 
Table 3-II: Extracted parameters from simulations.
Rinput (kX) n B>  (V) Reff  (kX) 
0 X 1.05 0.77  
5 kX 1.01 0.77 1.9 
10 kX 1.01 0.77 3.2 
20 kX 1.01 0.77 6 
50 kX 1.01 0.77 16 
100 kX 1 0.77 31 
 
For large |VP|, the voltage drop across the series resistance (Rtotal) is large enough to be 
considered, so Eq. (3.6) must be rewritten as [37]: 
( )
log log
ln10
bonded eff
bonded Sat
q V I R
I I
nkT
+
* ,    (3.7) 
where Reff is an effective supplementary resistance used for estimating the quality of 
the bonding interface (not the real series resistance). ISat for bare wafers with and 
without series resistance are almost at the same order of magnitude (10
-9
 A). Thus, 
substituting Eq. (3.6) into Eq (3.7), we have: 
( )log
eff
bonded
R
I
D
E
*      (3.8) 
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where  = Ibare/Ibonded and $ = q/nkTln10. Eq. (3.8) shows a linear dependence of 
log(). In Figure 3.13b, we plot log() versus Ibonded, which is indeed linear The slope 
yields the effective resistance, which is given in Table 3-II. The extracted Reff are 
almost equal to 1/3 of the input values for simulations (Rinput/Reff ;  3). Nevertheless, 
Reff can still be used to represent the variation of series resistance, which mainly 
results from the resistance of bonding interface in the experiments. In next sub-section, 
we will apply this estimation method to experimental data. 
4.2 Experimental results 
As demonstrated in the previous sections, all the experiments clearly showed that the 
I(V) behavior in the bonded wafers is dominated by the Probe/Silicon Schottky diode 
(D1). Therefore, the other interfaces and materials can be modeled as resistances, as 
shown in Figure 3.10b. TCAD simulations also demonstrated that only large series 
resistance can significantly vary the probe current. What is the resistance that has the 
strongest impact here? The resistances for different material layers calculated from Eq. 
(3.3) are detailed in Table 3-III. It is clearly seen that resistances for silicon, TiN and 
Ti layers are too small to affect the probe current. TiN/p-type silicon has been 
reported to be a good ohmic contact due to the interdiffusion between Si/TiN layers 
[38], [39]. Therefore, the contact resistance of Si/TiN (RC3 and RC4) can be neglected. 
According to [37], the contact resistance for a Cu/Si Schottky diode is ~ 17 j. 
Consequently, it is likely that the series resistance mainly results from the bonding 
interface and therefore Figure 3.10b is further simplified as Figure 3.12a. 
Table 3-III: Calculated resistances for different material layers (S = 1 cm2). 
Material layer name 
Resistivity  
(X·cm) 
Thickness 
(nm) 
Resistance  
(X) 
Si  300 7.25 × 10
5
 22 (RS1 or RS2) 
TiN 7 × 10
-5
 60 4.2 × 10
-10
 (RTiN) 
Ti 1.5 × 10
-4
 [40]
10 1.5 × 10
-10
 (RTi) 
5 0.75 × 10
-10
 (RTi) 
 
For small |VP|, the conventional Schottky model still works, as shown in Figure 3.14. 
All the extracted ideality factors are close to 1. The extracted barrier heights are 
Chapter 3: Characterization of metal bonded silicon wafers 
85 
around 0.95 eV, higher than the calculated value (0.62 eV). This can be explained by 
our use of mean value of work-function for tungsten to calculate the theoretical 
barrier height. In fact, the work-function for tungsten can vary from 4.18 V to 5.25 V 
depending on crystallographic directions and experimental methods [29]. 
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Figure 3.14: Application of classic Schottky diode equation under small |VP| bias for wafers (a) 
without and (b) with annealing. 
Table 3-IV: Extracted parameters from experiments. 
 n
B
>  
(V) 
Reff 
(kX) 
Experiments 
Bare Si  1 0.93  
Bond5 
RT 0.91 0.92 11 
400°C 1.03 0.94 6.3 
Bond10 
RT 0.89 1 16 
400°C 0.82 0.95 10 
 
For larger |VP|, the effect of series resistance must be considered and therefore the 
adapted Schottky diode model is used (Eq. (3.7)), as shown in Figure 3.15. Both 
bonded wafers exhibit larger Reff before annealing (Table 3-IV). After 400°C 
annealing for two hours, Reff decreases. This is consistent with the fact that annealing 
improves the quality of bonding interface and therefore reduces the series resistance. 
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Figure 3.15: log() versus Ibonded for bonded wafers under large |VP| bias. 
5. Chapter summary 
In this chapter, we have shown a simple method for estimating the bonding quality of 
metal-bonded wafers by I(V) measurements. The conventional Schottky I(V) equation 
used only for smaller applied voltage has been adapted by taking into account the 
large bonding resistance. TCAD simulations and I(V) experiments prove the 
feasibility of this estimation method for bonded wafers. The extracted bonding 
resistance decreases after annealing, which is consistent with the technological 
improvement of the interface by annealing process. 
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Planar FD SOI transistors are one compelling solution to reduce SCEs due to 
excellent electrostatic control in the channel [1]–[3]. Benefitting from this, a 6T Static 
Random-Access Memory bit-cell with small area (~ 0.176 im
2
) and low leakage (~ 
6.6 pA/im) has been achieved by C. Fenouillet-Beranger et al. in 32 nm node [4]. 
Recently, D. Jacquet et al. [5] have demonstrated a 3 GHz dual core processor in 28 
nm planar Ultra-Thin BOX and Body (UTBB) fully-depleted CMOS technology 
CMOS with ultra-wide voltage range (0.52 V to 1.37 V on supply and 0 to 1.3 V 
forward body bias voltage) and energy efficiency optimization. In addition, multiple 
threshold voltage tuned by back-gate has been used to improve the robustness of 
clock tree in 28 nm planar UTBB FD SOI technology [6]. A critical aspect in 
advanced MOSFETs is the drain leakage, especially when amplified by the parasitic 
bipolar transistor [7]. 
In this chapter, we focus on leakage currents and parasitic bipolar transistor (PBT) in 
ultra-thin FD SOI devices ( 10nm), especially the drain leakage amplified by 
parasitic bipolar transistor (PBT). We will show through experiments and simulations 
that a bipolar amplification is present even in ultra-thin short-channel devices, being 
caused by the holes generated via band-to-band tunneling. Section 1 makes an 
introduction about the various contributions to drain leakage. Section 2 gives evidence 
of parasitic bipolar effect through experiments and explains its origin through 
simulations. In Section 3, we will discuss the effect of back-gate on parasitic bipolar 
effect. In section 4, two methods for the extraction of bipolar gain % are proposed, 
validated through simulations and applied to our experiments. 
1. Contributions to drain leakage 
With the increasing MOSFET performance requirements and particularly the power 
consumption reduction, several goals are being pursued: high ON current (ION), low 
OFF current (IOFF) and small subthreshold swing [8]–[10]. In order to obtain a high 
ION/IOFF ratio, special attention has to be devoted to the leakage mechanisms that 
increase IOFF. Figure 4.1a shows the main OFF leakage contributions for a short-
channel FD SOI MOSFET (n-channel):  
& Subthreshold conduction Isub [11];
& Direct gate tunneling (IFG), including gate-to-source tunneling current IGS, gate-
to-channel tunneling current IGC and gate-to-drain tunneling current IGD [12];
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& Impact ionization (II), including electron flow Ie_II and hole flow Ih_II [13];
& Band-to-band tunneling (BTBT), including electron flow Ie_BTBT and hole flow 
Ih_BTBT [13], [14];
& Parasitic bipolar transistor (PBT), induced by II or BTBT [15], [16].
Depending on the polarization conditions, the OFF-state current IOFF has different 
contributions (Figure 4.1b). 
?  For VFG = 0 V and small VD (e.g. 0.1 V), the OFF-state current only contains 
the subthreshold conduction and gate tunneling current (IOFF = Isub+IFG).
? If the drain is biased at high voltage (e.g. 1.5 V), the drain leakage induced by 
impact ionization will be added (IOFF = Isub+IFG+Ie_II).
? For VFG negative enough (e.g. -0.5 V) and small VD, the OFF-state current 
mainly contains BTBT and direct gate tunneling currents (IOFF = Ie_BTBT+IFG).
? For VFG negative enough (e.g. 0.5 V) and large VD, II current and the leakage 
amplified by PBT will be added to BTBT and direct gate tunneling currents 
(IOFF = Ie_BTBT+IFG+Ie_II+IPBT).
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Figure 4.1: (a) Schematic of all the leakage flows for a short-channel FD SOI MOSFET (n-channel) 
and (b) comparison of drain currents measured at high and low drain bias. 
1.1 Conventional drain leakage 
' Subthreshold conduction 
When the front-gate voltage is biased below threshold voltage (VT) weak inversion 
conduction between drain and source occurs, leading to the subthreshold current Isub. 
This corresponds to the linear region of the drain current in the semi-logarithmic plot 
of ID versus VFG (see Figure 4.1b). Unlike the strong inversion region where the drift 
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current dominates (VFG > 0.4 V in Figure 4.1b), the subthreshold conduction is 
governed by the diffusion mechanism and the drift component is negligible [11]. 
According to [17], the subthreshold current for SOI devices can be expressed: 
FG S
sub
sub T
V V
I exp
n F
5 6+
G 7 8
9 :
    (4.1) 
Here, TF  is the thermal voltage ( /T kT qF * ) and nsub is the subthreshold slope factor. 
For a long-channel uniformly-doped device with thick film it can be calculated: 
GC P
sub
GC
C C
n
C
,
*     (4.2) 
where CGC is the unit coupling capacitance between gate and channel and CP denotes 
all other capacitances (interface traps and depletion region). For small drain voltage, 
CGC and CP can be determined according to the depletion, accumulation and inversion 
at the Film/BOX interface. When the gate length is scaled down, the subthreshold 
slope factor degrades and therefore the subthreshold conduction current is enhanced 
in the short-channel device [18]. On the other hand, the coupling effect in ultra-thin 
FD SOI MOSFET becomes more significant and the calculations of subthreshold 
slope factor is more complicated [19]. 
' Direct gate tunneling 
With the device size down-scaling, extremely thin gate oxides are imperative and 
therefore the leakage current that directly tunnels through the gate oxide becomes 
more and more significant [20]. It was reported that the gate leakage current is 
comparable to the subthreshold current for devices with EOT = 1.4 nm and effective 
gate length 22 nm [21]. This direct tunneling gate current cannot only lead to the 
failure of the circuit functionality, but also increases the standby power consumption. 
On the other hand, the introduction of high-k materials results in a thin interfacial 
layer formed by SiOx or a mixed oxide between silicon and the high-k materials [22], 
[23]. The traps generated by high-k materials can assist the electrons tunneling 
through the stacked layers [24]–[27]. 
Figure 4.1a shows the three main gate tunneling currents: IGD, IGS and IGC for an n-
channel MOSFET in the region of concern here (VS = 0 V, VD > 0 V, VBG = 0 V and 
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VFG < 0 V). When the front-gate voltage is negative, the holes in the film will tunnel 
through the gate oxide as IGC. Meanwhile electrons from the gate will tunnel through 
the gate oxide overlapping drain and source as IGD and IGS. If the drain voltage rises, 
IGD increases. Usually, IGC is much smaller than IGD due to the large tunneling mass of 
holes [21]. Therefore, IGD dominates the gate current. 
' Impact Ionization 
Basically, impact ionization is a generation process involving at least three particles. 
Carriers can gain energies high enough while traveling through high field regions, and 
then undergo scattering events with bonded electrons in the valence band. The excess 
energy is transferred to this electron lifted into the conduction band, which results in 
the creation of a new electron-hole pair. This secondary electron-hole pair can also 
have a rather high energy to trigger another collision. Thus, the carrier density 
increases rapidly in an avalanche generation process. Figure 4.2 sketches this effect 
for pure electron induced generation. 
H
 
Figure 4.2: (a) Schematic of impact ionization in a SOI MOSFET and (b) symbolized process of 
impact-ionization avalanche generation induced by a pure electron. After an electron is accelerated 
along an average distance $n, it undergoes a collision, leading to the generation of a new electron-hole 
pair due to the excess energy. Consecutive collisions can trigger an avalanche. EF,p and EF,n are 
respectively the quasi Fermi level in the film and drain [28].
The I(V) behavior of a transistor is heavily affected by impact ionization. In MOS 
devices, impact ionization mainly happens in the channel near the drain (Figure 4.2a). 
For reverse-biased p-n junctions (body-drain), the avalanche breakdown usually 
determines the maximum breakdown voltage. In order to overcome this, doping 
engineering of drain such as lightly-doped drain (LDD) have been adopted to reduce 
the maximum field for a given voltage. 
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' Band-to-band tunneling 
Band-to-band tunneling happens in the gate-drain overlap region (see in Figure 4.3a) 
[29]. When gate is biased negatively, the energy band at point P will bend as shown in 
Figure 4.3b. Electrons in the inverted overlap region (N
-
 Drain, LDD) tunnel across 
the Si band gap (as potential barrier) into the quasi-neutral drain (energy band does 
not bend) and the remained holes in the valence band flow freely into the body due to 
the lateral electric filed. Depending on the positions of two extrema where band-to-
band tunneling happens in k-space, there are two kinds of physical mechanisms: 
“direct” band-to-band tunneling (the two extrema locate at the same point) and 
“indirect” band-to-band tunneling (the two extrema do not locate at the same point) 
[30]. 
& For “direct” band-to-band tunneling, an electron directly tunnels through the 
energy gap without the absorption or emission of a phonon. The “direct” 
tunneling process is negligible in silicon because the transmission probability 
decreases rapidly with increasing barrier height [29], [31]. 
& For “indirect” band-to-band tunneling, a tunneling electron or hole acquires 
a change in momentum by absorbing or emitting a phonon in order to keep the 
momentum and energy balanced. “Indirect” tunneling is the main tunneling 
process in indirect band gap semiconductors, such as silicon, unless the gate 
dielectric is very thin. 
????
H ????
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Figure 4.3: (a) Schematic of band-to-band tunneling and (b) vertical and lateral energy bands at point 
P [32].
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The “indirect” tunneling current is usually modeled using the Wentzel-Kramers-
Brillouin approximation [30]: 
2
max
max
B
J A E exp
E
5 6+
* ! ! 7 8
9 :
    (4.3) 
The prefactor A and exponential factor B are tunneling parameters, depending on the 
bandgap and carrier effective mass in the channel material. Emax is the critical 
electrical filed. Since Emax is proportional to gate voltage, the BTBT current is 
independent on the gate length. This model is widely used to predict the BTBT 
current [14], [31], [33]. However, this model has several weaknesses [34]:  
a) The critical electric field cannot be determined for small devices since the 
electric field is not uniform. 
b) Both tunneling parameters (A and B) require calibration for any new 
structure/material. 
c) A nonzero generation rate cannot be obtained even at equilibrium (because A 
? 0 and B ? 0). 
d) The same generation rate for electrons and holes is not true due to the 
difference of tunneling mass between electrons and holes. 
Recently, a dynamic non-local model is proposed [35]. It is applicable to arbitrary 
tunneling barriers involving nonuniform electric field (especially in short-channel 
devices) [33], [36]. Tunneling paths are dynamically determined according to the 
gradient of the band energy. This model accounts for both direct and phonon-assisted 
tunneling process, which has been widely used in the literatures to predict the 
performance of tunneling FETs [37], [38].  
To all these mechanisms, we should add amplification due to the parasitic bipolar 
effect [16], which is very important in short-channel transistors. 
1.2 Parasitic bipolar amplification 
The parasitic bipolar effect was firstly invoked by E. Sun et al. to explain the latch-up 
breakdown in bulk MOSFETs [39]. In SOI MOSFETs, the drain and source work as 
collector and emitter of the parasitic bipolar transistor (n
+
-p-n
+
), whereas the floating 
body is regarded as the base, as shown in Figure 4.4. As opposed to the conventional 
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bipolar transistor, the PBT in SOI MOSFETs does not have a base contact (floating 
body). Nevertheless, when the front-gate is negative and the drain is positive, holes 
are generated either by BTBT or II on the drain side and they are driven into body by 
the lateral electric filed. The body potential increases and turns on the source-body 
junction (here, playing the role of base-emitter junction); consequently electrons are 
injected from source and collected by the drain as collector current IC. 
Figure 4.4: Schematic cross section for an n-channel fully-depleted MOSFET when PBT happens. 
B_h+, C_e- and E_e- are respectively the flows of carriers at base, collector and emitter.
Several groups have studied the parasitic bipolar effect, mostly in PD SOI or thick FD 
SOI devices. Muller et al. found that PBT in bulk MOSFETs is mainly induced by II 
in the high field region [40]. Choi et al. simulated the floating-body bipolar effect 
triggered by II in thick FD SOI MOSFETs [15]. Ploeg et al. modeled the current gain 
for II-induced parasitic bipolar effect in thick SOI MOSFETs [41]. Experimental 
results for partially depleted SOI MOSFETs operated at high temperature were 
reported by Reichert et al. [42]. In addition, Chen et al. proved that BTBT could also 
trigger the bipolar effect, leading to the enhancement of gate-induced drain leakage in 
short-channel MOSFETs fabricated on thick SOI films [16]. There are two key 
elements in these studies: (a) the dominated mechanism generating holes that 
accumulate at the body and (b) the thickness of the body. All the research involves the 
partially-depleted SOI or very thick FD SOI devices. Recently, Fenouillet-Beranger et 
al. noted a PBT in ultra-thin FD SOI MOSFETs [43]. In next section, we will show 
the experimental and TCAD simulation evidences of parasitic bipolar effect in ultra-
thin FD SOI MOSFETs. 
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2. Evidence of parasitic bipolar effect in ultra-thin FD SOI MOSFETs 
2.1 Experimental results 
2.1.1 Device structure 
The structures used are n-channel FD SOI MOSFETs from CEA-Leti and 
STMicroelectronics, schematically shown in Figure 4.5. The measured samples are 
detailed in Table 4-I. The effective thickness of stacked gate insulator is 1.6 nm. 
High-k dielectric material and metal gate technology are adopted. The BOX thickness 
is 25 nm. The lengths of spacer and overlap region are 5 nm and 2 nm, respectively. 
The film is low p-type doped (Nfilm = 10
15
 cm
-3
). The heavily and lightly-doped 
source/drain concentrations (HDD and LDD) are 10
20
 cm
-3
 and 3 × 10
19
 cm
-3
, 
respectively. The gate length varies between 30 nm and 1000 nm. 
 
Figure 4.5: Schematic view of the FD SOI MOSFET used for the experiments and simulations. 
Table 4-I: Parameters for measured FD SOI MOSFETs.
Parameter Acronym (Units) Value 
Film thickness Tsi (nm) 10, 7, 5 
Gate oxide thickness EOT (nm) 1.6 
BOX thickness TBOX (nm) 25 
Film doping Nfilm (cm
-3
) 10
15
 
LDD doping NLDD (cm
-3
) 3 × 10
19
 
Gate length LG (nm) 30 ~ 1000 
 
2.1.2 Experimental evidence of enhanced leakage current 
I(V) measurements were carried out using Agilent 4156B Semiconductor Parameter 
Analyzer. Figure 4.6 compares the transfer characteristics of FD SOI devices for long-
channel (Figure 4.6a) and short-channel (Figure 4.6b) devices with 10 nm thick Si-
body. In long devices, the drain leakage current (for VFG < 0) increases gradually with 
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VD. In short-channel device, the behavior is similar only at low bias (0 < VD < 1 V). 
For higher bias, the drain leakage increase with VD is clearly sharper and dramatically 
degrades the transistor OFF-state characteristics. In order to reduce the drain leakage, 
we need to understand the origin of this sudden amplification occurring for high VD in 
short-channel transistors. 
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Figure 4.6: Experimental current versus front-gate bias characteristics of FD SOI NMOS with 10 nm 
film thickness and different channel length: (a) LG = 1000 mm and (b) LG = 30 nm. Tsi = 10 nm, W = 
2000 nm and VBG = 0 V.
The currents for drain, source, front-gate and back-gate at VFG = 0.5 V for long-
channel (Figure 4.7a) and short-channel (Figure 4.7b) devices are compared: 
& For long-channel devices, the source current IS remains small when VD is 
swept from 0.1 V to 1.5 V. The drain current ID is dominated by the front-gate 
current IFG which explains the difference between IS and ID. The back-gate 
current IBG is firstly equivalent to IFG (VD < 0.6 V) and then decreases (VD > 
0.6 V). The order of magnitude for IBG is always smaller than 10
-10
 A. 
& For short-channel devices, IFG only dominates the leakage when VD < 1 V 
(Figure 4.7b); for higher VD, ID and IS become equal and they are far larger 
than IFG. This increase in leakage current reveals a different mechanism turned 
on at high VD. Note that the back-gate current IBG can always be neglected (~ 
10
-11
 A). 
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Figure 4.7: Comparison of drain, source, front-gate, and back-gate currents at VFG = 0.5 V for: (a) 
LG = 1000 nm and (b) LG = 30 nm FD SOI MOSFETs.
Two conclusions can be obtained from the comparisons of drain, source, front-gate 
and back-gate between long- and short-channel devices: 
& The front-gate current governs the leakage of long-channel device. 
& The current amplification observed in short-channel devices can be associated 
with an activation of the parasitic bipolar transistor, which indeed needs short 
base to manifest itself (LG < 100 nm). 
Siince the film behaves as the base of the parasitic bipolar by accumulating holes, as 
we described previously, the thickness of the film is expected to play an important 
role in the parasitic bipolar effect. Next, we will evidence the correctness of the 
assumption of PBT by measuring the short-channel devices with different film 
thickness. Figure 4.8 reports the experiments on short MOSFETs (LG = 30 nm) with 
variable film thickness. For VD = 1.2 V, 10 nm thick devices exhibit current 
amplification (Figure 4.8a). However, if the body is thinned down to 7 nm and 5 nm, 
this amplification is suppressed (ID  IFG). When VD is increased from 1.2 V up to 1.5 
V (Figure 4.8b), the bipolar amplification becomes stronger for Tsi = 10 nm and starts 
to also appear in 7 nm thick MOSFET. This indicates that increasing VD can turn on 
the PBT even in thinner films. Note that no bipolar effect is observed for Tsi = 5 nm. 
Higher VD, which should trigger the PBT in 5 nm film, cannot be applied due to the 
breakdown of gate oxide. The impact of film thickness is related to the effective 
carrier lifetime. It is known that in thinner films the lifetime is shorter due to the 
increased contribution of the front and back interfaces [44]–[46]. A short lifetime 
weakens the gain of the bipolar transistor. 
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Until here, we have shown the experimental evidence of PBT in ultra-thin FD SOI 
MOSFETs; in the next section, we will verify through simulations the origin of the 
leakage current amplification. 
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Figure 4.8: Current versus front-gate bias ID(VFG) characteristics measured in short MOSFETs (LG = 
30 nm) with different Si-body thicknesses: (a) VD = 1.2 V and (b) VD = 1.5 V.
2.2 Simulations
Though we have experimentally demonstrated the PBT in ultra-thin FD SOI 
MOSFETs, there are still two questions: 
& Which mechanism provides the holes as base current: band-to-band tunneling 
current or impact ionization current? 
& How does the geometry of devices affect the current amplification? 
In order to find these answers, two-dimensional simulations are used to reproduce the 
experimental curves, to confirm that the leakage current amplification is due to the 
PBT action and to show the origin of the holes flowing in the PBT. 
2.2.1 Simulation set up 
The simulations were performed with Synopsys Sentaurus TCAD [35]. In order to 
assess the dominant mechanism, simulations were carried out by activating or not the 
BTBT and II generation. The structure used in the simulations mimics the 
experimental devices (Figure 4.5), featuring undoped body (NA = 10
15
 cm
-3
), 
source/drain concentrations of 10
20
 cm
-3
 and LDD regions of 3 × 10
19
 cm
-3
. Fermi–
Dirac statistics was employed. All the implanted regions have a constant doping 
profile. The mobility model used in the simulations includes the effects of doping, 
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electric field and velocity saturation. For BTBT, the dynamic non-local tunneling 
model was used, which is applicable to arbitrary tunneling barriers involving 
nonuniform electric field (especially in short-channel devices). Tunneling paths are 
dynamically determined according to the gradient of the band energy. This model 
accounts for the direct and phonon-assisted tunneling process, which is widely used in 
the literature to predict the performance of tunneling FETs. The impact ionization was 
simulated with the accurate temperature-dependent model [47], [48]. In addition, 
Schokley-Read-Hall and Auger recombination models were included. For sake of 
clarity, the effect of gate tunneling has not been considered in any simulation. In order 
to take into account properly the floating body effects, we used the ‘transient’ option 
during the voltage ramping. 
2.2.2 Origin of the enhanced leakage current 
As previously mentioned in the experiments, the presence of holes in the body is the 
starting point of the parasitic bipolar transistor. They can be provided by band-to-band 
tunneling and/or by impact ionization which can play a significant role in our FD SOI 
devices. Here, we want to determine which one triggers the parasitic bipolar effect 
from simulations. Our simulations are performed considering different phenomena: 
& Without BTBT and II 
& Only II 
& Only BTBT 
& With BTBT and II 
The ID(VFG) (at VD = 1.5 V, Figure 4.9a) and ID(VD) (at VFG = 0.5 V, Figure 4.9b) 
curves were simulated taking into account different phenomena. When both BTBT 
and II are off (dotted lines), the drain leakage is small (~ 1 pA). If II is turned on 
(circle symbols), ID does not show any significant difference from the one with both 
models off, suggesting that II can be neglected even for our highest VD (1.5 V). If only 
BTBT is switched on (square symbols), an obvious current amplification is observed. 
Finally, when both BTBT and II are added (solid lines), the simulated ID fully 
overlaps the one with only BTBT. The effect of II can be neglected in this range of VD. 
This is in agreement with previous results showing that a higher VD range is needed 
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for impact ionization [43]. The conclusion is that the PBT amplification observed 
when VD increases from 0.1 V to 1.5 V is induced mainly by BTBT. 
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Figure 4.9: Simulated characteristics for short-channel devices: (a) ID(VFG) and (b) ID(VD) at VFG = 
0.5 V. Tsi = 10 nm, LG = 30 nm and VBG = 0 V. 
In order to understand how BTBT triggers the parasitic bipolar effect in ultra-thin FD 
SOI MOSFETs, we show the simulated energy band with BTBT on and off. When the 
front-gate is negatively biased (here, VFG = 0.5 V), the energy band for N
-
 LDD 
around drain would be bended as in Figure 4.10a, allowing the electrons in the 
valence band to tunnel across the energy gap and reach conductance band. The 
remained holes would flow into the body due to lateral electric field (Figure 4.10b). 
With BTBT off, this tunneling process is forbidden although the energy band is still 
bended. 
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Figure 4.10: (a) Vertical band diagram at the point of maximum tunneling rate (5 nm away from the 
drain and into the channel) and (b) band diagram in the lateral direction. Tsi = 10 nm, LG = 30 nm, 
VFG = 0.5 V and VBG = 0 V. 
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Figure 4.11a compares the hole profiles with BTBT on and off. Since the holes 
generated by BTBT flow into the body, the density of holes at the bottom of body 
with BTBT on is higher than that without BTBT. This will lead to the increase of 
body potential (Figure 4.11b). In addition, a drain bias large enough (critical VD) is 
needed to lower the potential barrier of the body-source junction. With small VD, the 
increment of body potential is not large enough and the potential barrier between 
source and body is still high (Figure 4.11b for VD = 0.2 V). 
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Figure 4.11: (a) Simulated hole densities and (b) potential profiles at the bottom of the body. The 
source and drain respectively lie on the left and right side. Tsi = 10 nm, LG = 30 nm, VFG = 0.5 V and 
VBG = 0 V. 
In order to find the critical VD to activate PBT, three types of simulations were 
performed: 
(i) BTBT model is turned off; 
(ii) BTBT is enabled but hole continuity equations are removed: no current 
associates to holes; 
(iii) With the BTBT model on, both electron and hole continuity equations are 
used. 
The corresponding ID(VFG) curves are shown in Figure 4.12. When VD is low, no 
leakage amplification is observed (as in the experiments) because the PBT is always 
off. Thus, all these three model combinations yield superposed curves (Figure 4.12a). 
With VD = 1.5 V (Figure 4.12b), the drain leakage without BTBT is the intrinsic 
current for a MOSFET (IMOS). For case (ii), the drain collects IMOS (unchanged) and 
also the electrons generated by BTBT; the drain leakage corresponds roughly to the 
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BTBT current (much larger than the intrinsic current IMOS). The current amplification 
occurs in case (iii) due to the addition of hole continuity equation. The hole current 
acts as base current and turns on the PBT. The electron current densities in the 
horizontal direction, for VD = 1.5 V and VFG = 0.5 V, are compared in Figure 4.13a. 
For cases (i) and (ii), the electron current in the channel is quite weak, whereas in case 
(iii) the electron flow between source and drain is clearly amplified (by at least one 
order of magnitude). Therefore, the critical VD (~ 0.4 V) can be obtained from the 
comparison of drain currents between the three types of simulations, as shown in 
Figure 4.13b. 
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Figure 4.12: ID(VFG) characteristics for short-channel device simulated with BTBT and hole transport 
off and on:(a) VD = 0.2 V and (b) VD = 1.5 V. Tsi = 10 nm, W = 2000 nm, LG = 30 nm and VBG = 0 V.
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Figure 4.13: (a) Electron current densities (A·cm-2) in horizontal direction (from source to drain) for 
three simulation conditions (VD = 1.5 V) and (b) ID(VD) at VFG = 0.5 V. Tsi = 10 nm, LG = 30 nm and 
VBG = 0 V. 
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In order to trigger the parasitic bipolar effect in the ultra-thin FD SOI MOSFETs, 
there are two bias conditions: 
& negative front-gate bias to turn on BTBT generation; 
& drain bias larger than critical VD to reduce the barrier at body-source junction.  
Besides the bias, the geometry of device also has an important effect on the parasitic 
bipolar effect, as demonstrated in the experiments. In next sub-section, we will 
discuss how the gate length and film thickness affect the parasitic bipolar effect. 
2.2.3 Impact of device geometry on current amplification 
' Gate length 
The experiments showed large leakage current only in short-channel devices. Figure 
4.14a confirms that no current amplification is visible in long-channel devices. When 
gate tunneling is neglected, the drain leakage current is clearly dominated by the 
electron contribution of BTBT current whereas the impact of holes is negligible in 
long-channel devices. ID(VD) curves for long-channel devices are given in Figure 
4.14b. No PBT effect happens for any VD value in long-channel devices; the curves 
simulated with the hole continuity equation turned on or off tend to superpose. By 
contrast, in short-channel devices there is a clear increase in drain current when the 
hole continuity equation is enabled (Figure 4.13b). Therefore, the gate length has an 
effect on the PBT: the length of MOSFET must be small enough since it plays the role 
of base. In absence of a short base, the bipolar amplication cannot be possible. 
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Figure 4.14: (a) Simulated ID(VFG) and (b) I(V) characteristics in off-state (VFG = 0.5 V) for long-
channel devices with VD = 1.5 V and three scenarios of BTBT. 
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Although the parasitic bipolar effect is affected by the gate length, the BTBT 
generation itself is independent of gate length, which has been experimentally 
demonstrated in the literature [14], [29], [32]. With BTBT on and only electron 
continuity equation included, the drain current is equal to the BTBT current. Figure 
4.15a compares the drain current between long- and short-channel devices for VFG = 
0.5 V. For VD > 0.4 V, the BTBT current for long-channel device superpose the one 
for short-channel device. This illustrates that the BTBT generation is indeed 
independent of gate length. In order to quantify the effect of channel length on BTBT-
induced PBT, we define the PBT efficiency 4PBT as the ratio of drain currents 
simulated with hole transport (case (iii)) and without (case (ii)). Above 100 nm gate 
length, 4PBT value saturates to 1, as shown in Figure 4.14b: there is no current 
amplification due to the transport of holes. In shorter transistors, 4PBT increases with 
1/LG, especially for LG < 50 nm. For example, in 20 nm long MOSFET the leakage 
current is amplified by 3 orders of magnitude because of the holes transport. 
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Figure 4.15: (a) Comparison of drain currents between long- and short-channel devices for VFG = -0.5 
V with only electron continuity equation and (b) PBT efficiency 4PBT versus gate length LG.
' Film thickness 
The effect of film thickness on PBT is illustrated in Figure 4.16. The simulated 
characteristics (Figure 4.16a) show the same trend as the experimental curves in 
Figure 4.8. Decreasing the film thickness effectively helps to suppress the PBT. The 
extra leakage current induced by PBT almost disappears in 5 nm thick MOSFET (4PBT 
 1 in Figure 4.16b). Figure 4.16b suggests that the PBT efficiency increases with 
thickness, at least in the 5-15 nm range. This can possibly be explained by the more 
stable body potential in thinner film, leading to the suppression of PBT. 
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Figure 4.16: (a) ID(VFG) curves simulated with BTBT and hole transport for different film thickness; (b) 
PBT efficiency versus film thickness. Synopsys default values for maximum carrier lifetime have been 
used (n = 10 µs, p = 3 µs). 
In this section, we found the origin of leakage amplification shown in experiments 
and analyzed how BTBT triggers the parasitic bipolar effect in ultra-thin FD SOI; in 
next section, we will discuss how to suppress this parasitic bipolar effect. 
3. Impact of back-gate on PBT 
In order to obtain low OFF-state current, we must suppress this bipolar-enhanced 
gate-induced drain leakage (GIDL). Many methods to suppress the parasitic bipolar 
effect have been proposed such as using lower LDD doping concentration to attenuate 
the electric field in the drain junction [49], Ar ion implantation into source/drain 
regions to improve the hole diffusion into source [50], Ge-implantation as minority-
carrier lifetime killer [51], etc. However, all these methods involve additional 
fabrication steps. In a fabricated FD SOI MOSFET, the BTBT-induced PBT can be 
suppressed either by reducing the BTBT current (base current) or cutting off the 
electron path from source to body (or both). In this section, we will show the effect of 
back-gate on the PBT and how to use it to suppress the PBT. 
3.1 Experimental results 
In order to evidence the effect of back-gate on the parasitic bipolar effect, we show in 
Figure 4.17 the characteristics of the sample with thin film (Tsi = 10 nm). For devices 
with LG = 100 nm, the drain leakage does not vary with VBG although the threshold 
voltage is shifted (Figure 4.17a). A more negative VBG can reduce the drain leakage in 
short-channel devices (LG = 30 nm, Figure 4.17b) to the value observed in longer 
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devices. For even more negative VBG ( 3 V), the drain leakage would not improve 
any longer. This trend indicates that a negative back-gate bias in short devices is 
effective to attenuate the drain leakage amplified by the lateral PBT until it is fully 
suppressed.  
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Figure 4.17: Experimental drain currents for thin samples (Tsi = 10 nm) versus front-gate voltage with 
different VBG and VD = 1.5 V for (a) long-channel and (b) short-channel devices. 
We will discuss in the next sub-section the mechanism of the suppression of the 
parasitic bipolar effect via the back-gate by using simulations. 
3.2 Physical mechanism of suppression of the PBT 
Synopsys Sentaurus TCAD simulations aimed to get further insight about the effect of 
back-gate on the drain leakage. Figure 4.18 shows the simulated drain currents versus 
front-gate voltage with various VBG for devices with 10 nm film thickness. If BTBT 
model is deactivated, long and short devices behave similarly and do not show VBG 
effect on leakage (Figure 4.18a). When BTBT is turned on, the drain leakage for 
short-channel devices (solid lines in Figure 4.18b) is higher and decreases with 
negative VBG until it equals to the value for long-channel devices (open symbols in 
Figure 4.18b). For more negative VBG ( 5 V) the drain leakage does not improve 
any longer. This trend is similar to the experimental results in Figure 4.17b. As 
already discussed, the existence of BTBT is the starting element for PBT. 
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Figure 4.18: (a) Simulated drain currents without BTBT on for long- and short-channel devices versus 
front-gate bias under VBG = 0 V and VBG = 5 V. (b) Simulated drain currents with BTBT on for short-
channel devices (LG = 30 nm) versus front-gate voltage with different back-gate bias. Tsi = 10 nm and 
VD = 1.5 V. The open symbols correspond to drain current for long-channel devices (LG = 100 nm) 
with VBG = 0 V and VD = 1.5 V.
As mentioned in [7], holes generated by BTBT and injected into the body act as the 
base current, turning on the base-emitter junction; consequently, more electrons from 
source can flow into the body and be finally collected by the drain. Therefore, in order 
to cancel the PBT, back-gate must either reduce the BTBT generation or increase the 
barrier of base-emitter junction (or both). The question is which mechanism is more 
efficient. 
' BTBT generation 
Figure 4.19 shows the contours of BTBT generation rate with VBG = 0 V and VBG = 5 
V for ultra-thin short device (Tsi = 10 nm, LG = 30 nm, VD = 1.5 V and VFG = 1 V). 
The maximum of BTBT generation rate is of ~ 3.4 × 10
28
 cm
-3
·s
-1
. A rather similar 
generation rate is observed in longer channels because BTBT is rather independent on 
LG. It is clear that BTBT mainly happens on the top surface of LDD around the drain 
where the field is stronger; negative back-gate bias has minor effect on the BTBT 
generation which is governed by the top gate and drain. According to [52], the BTBT 
current can be calculated from the integration of BTBT generation rate GBTBT: 
BTBT BTBT
I qW G dxdy* JJ     (4.4) 
where GBTBT represents the net generation rate for BTBT and W is the width of the 
device. Figure 4.20 compares the BTBT currents with VBG = 0 V and VBG = 5 V in 
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both logarithmic (a) and linear scale (b). Note that the four curves are almost 
superposed in logarithmic scale (Figure 4.20a). Though BTBT current with VBG = 5 
V is a little smaller than the one with VBG = 0 V (Figure 4.20b), the impact of back-
gate bias is modest and does not account for the large difference in leakage currents of 
almost one order of magnitude in Figure 4.18. 
 
Figure 4.19: BTBT generation rate contour (cm-3·s-1) for VD = 1.5 V and VFG = 1 V under VBG = 0 V 
and VBG = 5 V. Tsi = 10 nm and LG = 30 nm. 
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Figure 4.20: BTBT current versus front-gate voltage for VD = 1.5 V under different VBG in (a) semi-
logarithmic and (b) linear scale. The symbols and solid lines represent the BTBT current for short- and 
long-devices, respectively. Tsi = 10 nm and LG = 30 nm. 
' Barrier height of body-source junction 
Since it has minor effect on the BTBT generation, the back-gate probably affects the 
barrier height at body-source junction. In order to verify this aspect, we compare hole 
density profiles in the channel for two VBG values (VD = 1.5 V and VFG = 1 V). 
Although negative VBG makes the holes accumulate at the bottom of the film (Figure 
4.21a), the bottom of n-doped LDD tends to be depleted (see the increase of hole 
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density in the n-doped LDD in Figure 4.21b). This leads to the increase of the barrier 
height at the source-body junction (E-B), and finally inhibits the PBT activation. 
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Figure 4.21: (a) Hole density contours (cm-3) in the whole channel and (b) hole density profile at the 
bottom interface. VD = 1.5 V and VFG = 1 V. 
The potential profiles along the channel with VBG = 0 V and VBG = 5 V are compared 
in Figure 4.22a. An obvious increase of the barrier height at base-emitter junction 
(body-source junction) is observed when VBG decreases from 0 to 5 V, which helps 
to prevent electrons leaving the source, as shown in the horizontal electron current 
densities (Figure 4.22b). Consequently, a negative back-gate bias suppresses the 
parasitic bipolar effect mainly by increasing the barrier height at body-source junction. 
In summary, we evidenced the PBT action in short-channel FD SOI MOSFETs with 
film thickness down to 7 nm. We proved by simulations, that it is originated from the 
BTBT-generated holes and it can be suppressed by negative VBG. In the next part of 
this chapter, we will focus on how to extract the associated bipolar gain. 
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Figure 4.22: (a) Potential at the Film/BOX interface versus position along the channel and (b) 
horizontal electron current densities (A·cm-2) for VD = 1.5 V and VFG = 1 V.
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4. Extraction of current gain for parasitic bipolar transistor 
In a conventional bipolar, one of the important parameters is the common-base 
current gain %, which reflects the amplification extent of base current. The bipolar 
gain is defined as the ratio of collector and base currents: % = IC/IB. For a short-
channel SOI transistor, the leakage is enhanced by the PBT and therefore the current 
gain can be used to identify the current contribution from PBT. In addition, the 
bipolar gain is also a key parameter in the applications of PBT such as I-MOS [53] 
and Meta-Stable Dip [54]. 
4.1 Conventional extraction methods 
The PBT effect has been characterized by evaluating bipolar gain % in partially-
depleted SOI MOFETs, where majority carriers can easily accumulate in the floating 
body. Several methods to extract % have been developed: 
& direct measurement of base current using specific quasi-SOI structures [55]; 
& high temperature measurements [42]; 
& pre-breakdown of ID(VD) curves [56]; 
& comparison of drain leakage between short- and long-channel devices [16]. 
All the four methods proposed earlier for the extraction of the bipolar gain % in 
relatively thick SOI MOSFETs have been assessed on our ultra-thin FD SOI 
MOSFETS. The critical problems for the gain extraction are: 
& Since no direct access/contact to the body is available to probe the generated 
hole current (base current), the extraction of bipolar gain based on direct 
measurement of base current cannot work. 
& In modern transistors with very thin dielectric, the gate leakage current masks 
the BTBT current at moderate VD (here, VD < 1 V). Therefore, the method 
based on pre-breakdown of ID(VD) curves cannot be applied. 
& High temperature easily leads to the breakdown of gate oxide due to large 
gate leakage, so the method using high temperature measurement fails. 
Consequently, only the fourth method, based on the comparison of the drain leakage 
currents between short- and long-channel transistors, can be adapted. In next sub-
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section, we will describe the theoretical background supported by simulations before 
applying this method to our devices. 
4.2 Ratio of drain leakage current between short- and long-channel devices 
In long transistors free of the bipolar amplification, the drain leakage current is mainly 
composed of electron contribution of BTBT generation Ie_BTBT and intrinsic MOS 
current IMOS. In short transistors, the drain current also contains the amplified bipolar 
contribution Ie_C in addition to Ie_BTBT and IMOS, as shown in Figure 4.23. Therefore, 
assuming that the IMOS is small, the bipolar gain can be calculated as: 
1 1 1
e C e C e C e BTBT e C MOS e BTBT D shortC
B h BTBT e BTBT e BTBT e BTBT MOS D long
I I I I I I I II
I I I I I I I
K
, , ,
* * * * + ; + * +
,
_ _ _ _ _ _ _
_ _ _ _ _
 (4.5) 
 
 
Figure 4.23: All current flow components in a FD SOI n-channel MOSFET when BTBT-induced PBT 
occurs. C_e- is the electron diffusion flow reaching the collector. BTBT_e- is the electron flow from 
BTBT generation. Diff_e- and Diff_h+ are respectively the electron and hole diffusion currents at 
source-body junction. 
4.2.1 Simulation verification 
This appealing method needs validation through simulations. The objective is to 
physically identify the collector and base currents so that a ‘theoretical’ bipolar gain 
can be obtained. The various current contributions are separated using the three types 
of simulations mentioned above: 
(i) without BTBT L ID_i = IMOS; 
(ii) BTBT and only electron flow L ID_ii = IMOS_e+Ie_BTBT; 
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(iii) BTBT and both hole and electron continuity equations L  ID_iii = 
IMOS+Ie_BTBT+Ie_C. 
These simulations led us to three methods available for calculating the ‘theoretical’ 
gain of PBT. 
A. Ratio between hole and electron diffusion current at source 
According to [57], bipolar gain equals to the ratio between electron and hole diffusion 
currents of the base-emitter junction: 
_ _ _ _
_ _ _ _
ediff S e iii S e iC
B hdiff S h iii S h i
I I II
I I I I
K
+
* * *
+
   (4.6) 
Here, IS_e,h_iii are the electron and hole components of source current given by the 
simulation (iii), whereas IS_e,h_i (equal to IMOS_e,h) are computed from simulation (i). 
However, this method (method A) only works for simulations, since we cannot 
separate the electron and hole currents in the experiments. 
B. Integration of BTBT generation rate 
The base current originates from the hole current generated by BTBT. It can be 
calculated from the integration of the BTBT generation rate by using Eq. (4.4). The 
collector current IC is the difference of drain currents with and without hole continuity 
equations. Thus, the bipolar gain can be expressed as: 
_ _ _e C D iii D iiC
B BTBT BTBT
I I II
I I qW G dxdy
K
+
* * *
JJ
   (4.7) 
where ID_ii and ID_iii denote the drain currents obtained from simulations (ii) and (iii). 
Since the direct measurement of base current (BTBT current) in ultra-thin FD SOI 
MOSFETs, it is impossible to apply directly this method (method B) to experimental 
data. 
C. Ratio of hole and electron current density in the channel 
The base and collector currents flow through the channel, so the integration of 
horizontal contribution for hole and electron current density in the channel can be 
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regarded respectively as IB and IC. If Je,h_iii and Je,h_i denote the electron and hole 
current density in the channel direction (in simulation (iii) and (i)), we have: 
_ _
_ _
e iii e iC
B h iii h i
J dxdy J dxdyI
I J dxdy J dxdy
K
+
* *
+
JJ JJ
JJ JJ
   (4.8) 
Since the separation of holes and electrons currents is impossible in experiments, 
method C cannot be used for experiments. Note that here both IC and IB are the 
horizontal current contribution in the channel, not the total current. 
Although methods A, B and C can only be used in simulations, they validate the 
pragmatic method D based on the ratio of drain current between short- and long-
channel devices, as shown in Figure 4.24a. The four methods coincide well in the 
high injection region (VD > 0.8 V). The discrepancy in % values for low injection 
could be explained by the variations of base current for low drain bias. We compare 
the base current used in the four methods for small drain bias (0.4 V), as shown in 
Figure 4.24b: 
& The base current used in Method A (the hole current of source) is smaller than 
the one used in Method B (integral BTBT current), which can be attributed to 
the carriers recombination. Part of holes generated by BTBT recombine in the 
channel before reaching the source and do not contribute to the base current in 
Method A, as shown in Figure 4.24c. 
& Method B considers the total generated hole current as base current, which 
leads to a lower %. 
& The base current used in Method C (the smallest in Figure 4.24b) is only the 
horizontal contribution of hole current in the channel, not the total current of 
the whole device. 
& For VFG = 0.5 V and VD = 0.4 V, the subthreshold current in long-channel 
device (LG = 100 nm) is significant and therefore the base current used in 
Method D (drain current of long-channel device) has the largest value [58], 
[59].  
In high injection (VD > 1 V), the base current is large enough and the effect of 
recombination and  Short-Channel Effects (SCEs) [58], [59] can be neglected (Figure 
4.24d), so all methods yield the same %. 
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Figure 4.24: (a) Extracted bipolar gain from simulation results based on the four kinds of methods for 
VFG = 0.5 V; (b) comparison of base current used in all the four methods for VD = 0.4 V; (c) 
comparison of recombination currents and base current used in Method A and (d) comparison of base 
currents used in the four methods. The practical method D uses the ratio of ID between long-and short-
channel devices (100 nm and 30 nm). 
The key question is what ID value should be used for the % calculation. In order to 
minimize the impact of SCEs including subthreshold current and DIBL (see Figure 
4.6b) [58], [59], we considered the minimum value instead of ID_short at VFG = 0.5 V 
for short-channel devices (Figure 4.25a). Since the BTBT is independent of gate 
length as proved previously, we extract the bipolar gain at a fixed VFG. Therefore, the 
bipolar gain is extracted as follows: 
1) Measure of the minimum value of ID_short for short-channel device (squares in 
Figure 4.25a).  
2) Measure of VFG that yields the minimum value of ID for short-channel devices 
(dashed line in Figure 4.25a).  
3) Determine the value of ID_long for long-channel device at the same VFG measured 
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from step (2) (circles in Figure 4.25a).  
4) % can be calculated from Eq. (4.5). 
The bipolar gains extracted from minimum leakage are given in Figure 4.25b. All 
curves in Figure 4.25b show that % increases with VD in low injection and then 
decreases in high injection [41]. The key message from simulations is that the method 
to extract % based on the comparison of long- and short-channel devices is validated 
by the theoretical methods and can be applied to experimental results. 
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Figure 4.25: (a) Schematic of simulated ID(VFG) curves for the % extraction based on the ratio of ID 
between short- and long-channel devices (VD = 1.5 V) and (b) extracted bipolar gain from simulation 
results based on minimum ID values accounting for the DIBL-induced threshold voltage shift. 
4.2.2 Experimental application 
We used 100 nm as ‘reference’ long-channel MOSFET since for longer devices (LG = 
1000 nm), the drain leakage is masked by the overwhelming gate current (Figure 
4.26a). Figure 4.26b shows % derived from the measured curves using Eq. (4.5). In 
order to minimize the impact of SCEs, we used ID_short values measured at the 
minimum points of leakage. The extracted % for Tsi = 10 nm firstly increases and then 
decreases (VD > 1.4 V), representing low and high injections respectively. 
Unfortunately, only a small part of high injection can be observed due to the 
breakdown of gate oxide for higher VD. Thinner film (Tsi = 7 nm) exhibits a smaller 
bipolar gain, indicating a better electrostatic control. 
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Figure 4.26: (a) Comparison between drain ID and gate |IFG| currents measured in long FD SOI 
MOSFETs (LG = 1000 nm and 100 nm) at VD = 1.5 V (Tsi = 10 nm); (b) experimental bipolar gain % 
extracted with Eq. (4.5). 
Although the method based on the comparison of OFF-region characteristics of short- 
and long-channel (free of PBT) devices works in ultra-thin FD SOI MOSFETs, it 
needs two devices. Note that short-channel MOSFETs suffer from significant 
variability issues, so does this comparative method. Therefore, an extraction using a 
single device would be more suitable. In next sub-section, we will propose a new 
method to extract the bipolar gain based on the effect of back-gate. We proved in 
section 3 that back-gate can suppress the PBT and next we will use this effect to 
extract %. 
4.3 New extraction method based on back-gate biasing 
4.3.1 Extraction principle 
Based on the remark that the parasitic bipolar effect is mitigated by a negative VBG, 
we propose an original method to calculate %. When VBG  3 V, the body-source 
junction is completely turned off, the PBT is fully suppressed, and the main current 
contribution comes from BTBT current IBTBT. When PBT happens (VBG > 3 V), 
BTBT current acts as base current IB and the drain current contains the collector 
current IC and BTBT current (IC+IBTBT). Assume that the effect of back-gate on the 
BTBT current can be neglected, since the generation rate is only lightly modified, as 
shown in Figure 4.19. Consequently, the bipolar gain % can be calculated as: 
_
_
D D BGC D BTBT
B BTBT D BG
I II I I
I I I
K
++
* * *      (4.9) 
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where ID and ID_BG are respectively the drain leakage currents measured with VBG 
biased at 0 V and at a value negative enough such that the drain leakage does no 
longer reduce with VBG because the PBT is fully suppressed. 
Before applying this new method (Method E), it is important to discuss the choice of 
the drain currents used for the calculations in Eq. (4.9). We have noted in Figure 4.17 
that with VBG decreasing, the leakage currents in short and long devices tend to merge. 
However, the minimum ID values do not coincide, being slightly shifted to the left in 
short-channel device. This difference can be attributed to the weak inversion current 
which, in short-channel, is affected by drain-induced barrier lowering and slope 
degradation [11]. In order to minimize the impact of subthreshold conduction and 
related SCEs, we do not use the minimum of drain leakage for short-channel devices. 
Instead, the drain leakage chosen to calculate bipolar gain is the one negatively shifted 
from the minimum value of drain leakage, as shown in Figure 4.27a. Therefore, the 
bipolar gain is extracted as follows: 
1) Determination of the back-gate voltage for which the leakage current becomes 
constant with decreasing VBG (VBG = 5V for the simulations in Figure 4.27a). 
2) Measure of VFG that yields minimum values of ID at VBG = 0 V and ID_BG at VBG 
= 5 V (squares in Figure 4.27a). The difference in VFG accounts for the impact 
of VBG on threshold voltage and subthreshold slope (interface coupling effect). 
3) Negative shift by #VFG from the minima of ID and ID_BG to the values used for 
extraction, where BTBT is reinforced (circles in Figure 4.27a). 
4) % calculation from Eq. (4.9), using the currents corresponding to the VFG 
identified at step 3 (circles in Figure 4.27a). 
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Figure 4.27: (a) Simulated ID(VFG) curves with the steps for the % extraction and (b) comparison of 
extracted bipolar gain using methods D and E with various #VFG. VD = 1.5 V.
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For #VFG  1.2 V, Method D matches Method E well, as illustrated in Figure 4.27b 
Figure 4.28a compares the bipolar gain extracted from our new method (Method E) 
and previous method (Method D) based on the ratio of drain leakage between short- 
and long-channel devices [16]. ID_BG is the drain leakage simulated with VBG = 5 V 
for Method E. The bell-shaped %(VD) curve is typical for low and strong bipolar 
injection. It is clear that Method D and Method E exhibit similar variations and 
actually coincide in the region of interest (high injection, VD > 1 V). According to [7], 
parasitic bipolar effect is relevant for VD > 1 V when it exceeds other sources of 
leakage. The difference between the two methods D and E in low injection (VD < 1 V) 
regime can be attributed to a variation of BTBT generation at negative VBG, which can 
no longer be neglected as it was for high injection regime. 
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Figure 4.28: Extracted bipolar gain versus drain bias (a) and back-gate bias (b). Methods D and E 
show excellent agreement in strong injection. Simulation conditions as in Figure 4.18. #VFG = 1.5 V. 
Figure 4.29a compares the BTBT generation rate under VBG = 0 V and VBG = -5 V for 
a lower drain bias. For VBG = 0 V, BTBT mainly happens on the top surface of LDD 
around the drain; for VBG = 5 V, the BTBT generation rate reduces. Therefore, only 
in strong injection (VD > 1 V), can the effect of back-gate bias on the BTBT 
generation be neglected (Figure 4.19). This is also reflected in the comparison of 
drain currents and BTBT currents (Figure 4.29b). ID for VBG = 0 V is always larger 
than IBTBT under different drain bias. For VBG = 5 V, ID ? IBTBT only in strong 
injection (VD > 1 V). 
The bipolar gain can be plotted as a function of back-gate bias, as shown in Figure 
4.28b. For more negative VBG, the barrier height at body-source junction increases and 
therefore the bipolar gain decreases to around 1. 
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Figure 4.29: (a) BTBT generation rate contour (cm-3·s-1) and (b) comparison of drain currents and 
BTBT currents for VD = 0.5 V and VFG = 0.5 V under VBG = 0 V and VBG = 5 V. LG = 30 nm. 
4.3.2 Experimental application 
The devices used in experiments have basically the same structure as in the 
simulations. The bipolar gain is extracted from the experiments with Eq. (4.9), as 
shown in Figure 4.30a. Here, ID_BG is the drain leakage for VBG = 3 V. For #VFG  
0.15 V, methods D and E coincide well, as illustrated in Figure 4.30b. 
Measurements at variable VD are shown in Figure 4.31a. Only the region of low 
bipolar injection could be observed due to the breakdown of the gate oxide at higher 
VD. In order to avoid the impact of gate leakage, we present ID(VFG) measurements 
performed with VD = 1.5 V and variable back-gate bias (Figure 4.31b). Nevertheless, 
the two methods still coincide well in low injection region. 
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Figure 4.30: (a) Measured ID(VFG) curves with the steps for the % extraction; (b) comparison of 
extracted bipolar gain using methods D and E with various #VFG. VD = 1.5 V. #VFG = 0.15 V for both 
methods D and E. 
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Figure 4.31 highlights several interesting aspects:  
& methods D and E mutually validate each-other; 
& the experiment follows the trends anticipated from simulations; 
& the bipolar gain is high in sub-30 nm MOSFETs and its contribution to 
leakage cannot be neglected;  
& the bipolar effect can be cancelled with appropriate back-gate bias. 
Measurements at variable VD confirm the transition from weak to strong bipolar 
injection, as shown in Figure 4.31a.  
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Figure 4.31: Bipolar gain under different drain bias (a) and back-gate bias (b) extracted from 
experimental data with Methods D and E. Same device parameters as in Figure 4.17b. 
5. Conclusions and perspectives 
The parasitic bipolar effect previously documented in thick film SOI occurs even in 
ultra-thin MOSFETs. We proved by experiments and simulations that band-to-band 
tunneling triggers the parasitic bipolar transistor in FD SOI MOSFETs operated in 
off-state with nominal drain bias. Impact ionization may also cause bipolar action but 
at higher VD. The drain leakage amplified by the parasitic bipolar transistor is 
drastically reduced, even suppressed, in films thinner than 7 nm. For devices with Tsi 
= 10 nm, both experiments and simulations show that PBT only happens when LG < 
100 nm. Furthermore VBG biasing was found to reduce PBT. 
The comparison of drain leakage currents between long- and short-channel devices is 
a simple and effective method to extract the gain of the bipolar transistor. This 
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parameter is important for optimization of device operation and for improving the 
compact modeling of FD SOI MOSFETs. Our results match the theoretical bipolar 
gain determined from simulations. In addition, a new method for the extraction of 
bipolar gain in ultra-thin FD SOI devices has been proposed. This simple method 
relies on the suppression of the BTBT-induced parasitic bipolar effect under negative 
back-gate bias. The bipolar gain can be extracted in individual short-channel 
transistors, without needing a comparison of leakage currents in devices with variable 
length. Both simulations and experiments confirm this new method. 
Future technology nodes aim at obtaining better electrostatic control by thinning 
down the film to achieve shorter channel length, so the PBT amplification will be a 
matter of trade-off between these two parameters. Secondly, the ground plane (back-
gate bias) is a successful strategy to modulate the threshold voltage in FD SOI 
MOSFETs. A negative VBG is used in OFF state to increase VT and lower the static 
power whereas a positive VBG boosts the ON current by lowering VT. This strategy is 
also efficient for adjusting the PBT gain: lower in OFF mode and higher in ON mode. 
Thirdly, the extracted bipolar gain can be incorporated in compact models for 
accurate circuit simulation. 
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The three-dimensional (3D) SOI devices fabricated on SOI substrates exhibits great 
potential in further down-scaling (sub-20 nm), since they inherit the advantages from 
both FD SOI and FinFETs [1]–[3]: low subthreshold leakage current, ideal 
subthreshold swing, high drive current and reduction of short-channel effects. The 
conventional 3D field effect transistors (FinFETs) has multiple gates [4]. Therefore, 
in the inversion-mode SOI FinFETs, we must consider the effect of lateral electric 
field between the two lateral-gates. This lateral electric field which makes the 
difference between planar and FinFETs enhances coupling effects. 
The inversion-mode SOI FinFET is based on the surface inversion of undoped or low-
doped channel. With heavily-doped channel, the transistor becomes junctionless (JL) 
SOI FinFETs [5], [6]. The carrier transport in a JL transistor relies on volume 
conduction in the partially-depleted body region instead of the conventional surface 
inversion in MOSFETs. This device is turned off by full depletion of its heavily 
doped channel. The geometry of channel must be small enough to allow full depletion 
at a sufficiently low gate voltage. The junctionless transistor can work in three modes: 
full depletion, partial-depletion and surface accumulation. Thanks to the multiple 
gates, JL SOI FinFETs will be affected by coupling effect as the inversion-mode SOI 
FinFETs. 
In this chapter, we will take the coupling effect into account in modeling of both 
inversion-mode and JL SOI FinFETs. In part A, we focus on the modeling of potential 
and coupling effects in subthreshold region (depletion region for JL transistors). 
Firstly, we show experimental evidence of coupling effect on inversion-mode vertical 
double-gate (DG) SOI FinFETs. Based on the two-dimensional (2D) potential 
distribution in subthreshold region, an analytical model of threshold voltage will be 
developed by considering the coupling effects. Secondly, we will adapt this 2D 
potential model to JL SOI FinFETs.  
In part B, we propose a compact model of carrier profile for single-, double- and 
triple-gate JL transistors in partial depletion region. Using this very simple model, we 
determine threshold voltage and maximum body size enabling full depletion. In 
addition, we develop two methods to extract the flat-band voltage, low-field mobility 
and doping concentrations in “weak” accumulation region. In part C, we apply the 
proposed methods to the experimental data of GaN junctionless FinFETs. 
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Part A: Modeling of potentials and coupling effects in inversion-mode and 
junctionless SOI FinFETs 
1. Coupling effects in inversion-mode vertical DG SOI FinFETs 
In planar FD SOI MOSFETs, front- or back-channel threshold voltage can be changed 
by the opposite gate biasing which can be used for dynamic threshold voltage control. 
This phenomenon is well known as coupling effect between front- and back-gates [7], 
[8]. Moreover, in inversion-mode SOI FinFETs, especially in narrower fin, the lateral-
gates will affect the potential in the body, modifying the coupling effects between top- 
and back-gates. Understanding these coupling effects and modeling them accurately is 
of great importance for applications. For example, increasing threshold voltage can 
reduce leakage current and power consumption. Conversely, lower operating bias is 
achieved with reduced threshold voltage. Also, we can co-integrate different functions 
in the same chip by tuning the threshold voltage. In this section, we will 
experimentally show coupling effect in vertical DG SOI FinFETs and develop an 
analytical model for it. 
1.1 Experiments 
1.1.1 Device fabrication 
The inversion-mode SOI FinFETs have vertical double-gate (DG) structure (Figure 
5.1), fabricated at SEMATEC. SiO2 (1 nm) and HfO2 (2.5 nm) layers were stacked for 
lateral-gate insulators (EOT = 1.4 nm). At the top of the fin, SiO2 (5 nm) and thick 
nitride (10 nm) layers were deposited to prevent the top-channel conduction. The two 
lateral-gates are controlled by the same bias. The film thickness is of 40 nm and the 
BOX is of 140 nm. We selected the long-channel (LG = 500 nm) devices to remove 
the SCEs and focus on coupling effects. The fin width varies from 25 nm to 500 nm. 
All the devices have undoped body and TiN metal gate. 
 
Figure 5.1: TEM cross section of the vertical DG FinFET fabricated on the SOI wafer. 
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1.1.2 Experimental evidence of coupling effect 
The ‘vertical’ coupling effect between the two lateral-channels and the back-gate bias 
was systematically investigated in our fully-depleted vertical DG FinFETs. These 
devices can be operated with one, two and/or three channels by applying appropriate 
bias at front- and/or back-gates. Since the top dielectric stack is thick, the top-channel 
is inhibited and does not have any impact on the transport if front-gate stays low 
enough. The coupling effect will lead to the variations of front and back threshold 
voltages. 
! Front-channel coupling effect 
In Figure 5.2, we compare the front-channel transconductance curves at different 
back-gate bias (from 15 V to +15 V) in wide (Wfin = 500 nm) and narrow (Wfin = 80 
nm) fins. For wide fin device (Wfin = 500 nm, Figure 5.2a), when the back-gate 
interface moves from accumulation to inversion regime (from 15 V to +15 V), a 
large shift of the transconductance curve towards lower front-gate voltage is observed. 
At positive back-gate bias (> +3 V), a hump appears in the transconductance curve 
reflecting the early activation of the back-channel. As the fin width becomes 
sufficiently small (Figure 5.2b), the influence of the two lateral-gates prevails, 
attenuating the back-gate effect (smaller lateral shift of gm(VFG) curves with VBG). The 
activation of the back-channel is barely visible for VBG = +15 V. 
-3 -2 -1 0 1 2
0
5
10
15
20
25
-3 -2 -1 0 1 2
0
1
2
3
4
5
6
7
8
9
 
Figure 5.2: Front-channel coupling effects in vertical DG FinFET. Transconductance as a function of 
the front-gate bias at different back-gate bias in (a) wide (Wfin = 500 nm) and (b) narrow (Wfin = 80 nm) 
fin devices. LG = 500 nm, NF = 2, VD = 0.05V. NF denotes the number of fins. 
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! Back-channel coupling effect 
Figure 5.3 highlights the reciprocal effect of the front-gate bias on the back-channel 
transconductance in wide (Wfin = 500 nm) and narrow (Wfin = 80 nm) fin devices. As it 
was already observed with the front-channel transconductance, when the front-gate 
bias changes from accumulation to inversion VFG (from 1 V to +1 V), a large shift of 
the transconductance curve towards lower back-gate voltage is observed in a wide fin 
(Figure 5.3a). Unlike the front-channel transconductance characteristics shown in 
Figure 5.2, the lateral shift is more pronounced in narrow fins where the sidewall 
gates dominate (Figure 5.3b). 
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Figure 5.3: Back-channel coupling effects in vertical DG FinFETs. Transconductance versus back-
gate bias at different front-gate bias in (a) wide (Wfin = 500 nm) and (b) narrow (Wfin = 80 nm) fin 
devices. LG = 500 nm, NF = 2, VD = 0.05V. 
One peak only, corresponding to the back-channel activation, is observed on the 
trasnconductance curve in both wide and narrow fin for VFG  0 V (when the lateral-
channels are depleted or accumulated). However, at positive front-gate bias (VFG  
+0.6 V), the transconductance curves show multiple features which suggest that the 
lateral channel is not homogeneous along the fin height. The upper region is activated 
before the lower region of the sidewalls which are in contact with the accumulated 
back-interface. The hump (at VBG ;  15 V) reflects the conduction in the lateral-
channel regions located far from the back-interface. The next peak (at VBG ;  3 V) 
indicates the completion of the lateral-channels. The third peak (VBG > 0 V) is 
generated by the activation of the back-channel. 
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! Effect of coupling effect on threshold voltage 
The coupling effects shown previously strongly affect the threshold voltage. Figure 
5.4 shows the threshold voltage for various fin widths in different electrostatic 
configurations. The threshold voltages were extracted with the Y-function method [9] 
and plotted versus the opposite gate bias and fin width. It is clear that, in wide fin 
devices, the coupling effect between back- and top-gates (VTHF versus VBG) is 
enhanced. In narrow fin devices, the lateral electric field induced by the two side gates 
is able to control the potential at the body/BOX interface. Therefore, the ‘vertical’ 
field from bottom to top, generated by the back-gate bias, is blocked by the enhanced 
‘lateral’ field. Consequently, the capability of the back-gate to modulate the front-
channel properties is declining in narrower fins. This is why the lateral shift and hump 
of the transconductance curves are reduced (Figure 5.2a and b) and the impact of 
back-gate is smaller (Figure 5.4a) in the narrow device. 
The effect of front-gate on the back threshold voltage is different from that of back-
gate on the front threshold voltage. In a narrower fin, the back-channel threshold 
voltage increases more significantly for negative front-gate bias (Figure 5.4b). This 
can be attributed to the accumulation layer near the body/BOX interface when the 
front-gate bias is more negative. This makes it more difficult for the back-gate to 
invert the back interface, hence the back threshold voltage increases remarkably. 
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Figure 5.4: Coupling effects dependence on the fin width. (a) Front- and (b) back-channel threshold 
voltage as a function of the opposite gate bias for different fin widths. 
We have experimentally evidenced the coupling effects in vertical DG FinFETs and 
found that the coupling effects between front- and back-gates decrease with fin width 
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shrinking. In next sub-section, we will develop a 2D analytical model in order to 
predict the effect of coupling effect on threshold voltage. 
1.2 Analytical model 
The analytical model for the coupling effect between front- and back-gates was firstly 
proposed by Lim and Fossum [7]. However, this one-dimensional model only works 
in planar FD SOI MOSFETs. In 2007, Akarvardar et al. extended this model to a 2D 
coupling model in inversion-mode triple-gate SOI FinFETs [10]. In this sub-section, 
we will adapt the 2D coupling model to the inversion-mode vertical DG SOI FinFETs. 
Based on our analytical model, the effect of coupling effect on front and back 
threshold voltage can be evaluated and anticipated. 
1.2.1 Potential distribution 
In the 2D analytical model of triple-gate SOI FinFETs proposed by Akarvardar et al. 
[10], a parabolic potential variation between the two lateral-gates is assumed. 
However, in our vertical DG FinFETs, the thickness of top-gate oxide (Ttox) is 
different from the one of lateral-gates oxide (Tlox), as shown in Figure 5.5. The two 
lateral-gates are connected together and have the same thickness of gate oxide. 
Therefore, we still assume that the potential profile between the two lateral-gates is 
parabolic in the vertical DG FinFETs: 
2( , ) ( ) ( ) ( )x y a y x b y x c y3 * , ,     (5.1) 
where &(x,y) is the 2-D body potential in undoped body. 
 
Figure 5.5: Cross-section of a vertical DG SOI FinFET, showing the symbols and axes used for 
modeling.
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The coefficients of Eq. (5.1) are determined using the boundary conditions at the 
lateral-gates: 
/2
( , )
( / 2, )
fin
si
fin FG FBF x W
lox
x y
W y V V
C x
4 3
3 *+
N
+ * + ,
N
  (5.2) 
/2
( , )
( / 2, )
fin
si
fin FG FBF x W
lox
x y
W y V V
C x
4 3
3 *
N
* + +
N
  (5.3) 
Here, VFBF is flat band voltage for front-gate, "si is the silicon permittivity, Clox is the 
capacitance per unit area for the oxide of lateral-gates and Wfin is the width of the fin. 
Since the two lateral-gates are identical, so are the surface potentials: &(Wfin/2, y) = 
&(Wfin/2, y) = &sl. Assume that corner effects, quantum-mechanical effects, substrate 
depletion (under the BOX) and drain bias effect can be ignored [10], [11]. Using Eqs. 
(5.1)-(5.3), we obtain the coefficients in Eq. (5.1) as: 
( ) ( ) ( )
( )
2 2
0
0, 0,
2
4
( ) 0
( ) 0,
FG FBF FG FBF
fin si
fin
lox
sf
V V y V V y
a y
W W
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, !
*
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  (5.4) 
In order to simplify the calculation, we define 40 = "si/CloxWfin and 
0 01/ 8 / 2 finW W#* , ! . 40 is actually equal to the ratio between Cfin and Clox. Cfin = 
"si/Wfin is the “lateral” channel capacitance per unit area defined in the 2D model of 
triple-gate SOI FinFETs [10]. Therefore, Eq. (5.1) can be rewritten as: 
2
2
2 2
0 0
( , ) 1 (0, )
2 2
FG FBFV Vxx y y x
W W
3 3
5 6 +
* + ,7 8
9 :
   (5.5) 
Since the channel is undoped in our vertical DG FinFETs, the body doping can be 
safely neglected in the subthreshold region and the electrostatic potential in the 
depletion region satisfies the 2D Laplace equation: 
2 2
2 2
( , ) ( , )
0
x y x y
x y
3 3N N
, *
N N
    (5.6) 
Substituting Eq. (5.5) into Eq. (5.6) and letting x = 0, we have: 
2
2 2 2
0 0
1 (0, )
(0, ) 0FG FBF
V V d y
y
W W dy
3
3
+
+ , , *    (5.7) 
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The solution of Eq. (5.7) has the form of: 
1 2
0 0
0 FG FBF
y y
( , y ) C sinh C cosh V V
W W
3
5 6 5 6
* , , +7 8 7 8
9 : 9 :
   (5.8) 
Here, C1 and C2 are the coefficients determined by the boundary conditions of the top 
and bottom interface, which can be described as: 
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in which VFBB is the flat-band voltage for back-channel, CBOX and Ctox are respectively 
the capacitance per unit area for BOX and the thick oxide of top-gate. After inserting 
the boundary conditions, we can obtain the coefficients in Eq. (5.8) as: 
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 (5.11) 
In order to simplify the solution of Eq. (5.7), we define 41="si/(CtoxW0) and 
42="si/(CBOXW0). Substituting Eq. (5.11), 41 and 42 into Eq. (5.8), we have: 
( )
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Substituting Eq. (5.12) into Eq. (5.5) yields the 2D potential distribution as: 
( )
2
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0
( , ) 1 ( )
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1.2.2 Validation by simulations 
In order to validate our 2D potential model, Synopsys Sentaurus TCAD is employed 
for simulations [12]. The simulated structure is the same as in Figure 5.5. Here, we 
used 30 nm and 1.4 nm thick SiO2 layers for the top- and lateral-gate insulator. Fin 
height is 40 nm and the thickness of BOX is 140 nm. The doping concentration of 
channel is of 10
15
 cm
-3
 and the doping concentration of source/drain is of 10
20
 cm
-3
. 
The back-gate contact is directly placed on bottom of BOX in order to avoid the any 
effect of substrate. The gate length is fixed as 500 nm to eliminate short-channel 
effects. The width of channel varies from 40 nm to 80 nm. 
The Philips Unified Mobility Model used in the simulations describes the mobility 
degradation due to the impurity scattering mechanism. The velocity saturation is 
considered in high-field mobility model (Canali model by default). Enormal mobility 
model used includes the surface scattering. The Shockley-Read-Hall recombination 
and Auger recombination are also included. The work-functions of the front- and 
back-gate are set to make the flat-band voltages (VFBF and VFBB) equal to zero. For 
accurate results, the advanced hydrodynamic simulation is used. The drain is biased at 
0.05 V. 
TCAD simulations demonstrate that the shape of potential along x direction is indeed 
parabolic in an n-channel vertical DG FinFET, as shown in Figure 5.6a. Figure 5.6b 
shows the 2D body potential profiles calculated from the model. It reproduces the 
simulated potential distribution in the channel (Figure 5.6a). Figure 5.7 compares 1D 
potential profiles in the fin for different front/back-gate voltages. An excellent 
agreement can be seen between the modeled and simulated results. 
 
Figure 5.6: 2D body potential distributions in DG FinFETs: (a) simulation and (b) model. Ttox = 30 
nm, Tlox = 1.4 nm, Tsi = 40 nm, TBOX = 140 nm, LG = 500 nm and Wfin = 50 nm. VD = 0.05 V. 
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Figure 5.7: Potential profiles along x = 0 and x = / 2finWQ  as functions of (a) the front-gate voltage 
and (b) the back-gate voltage. VD = 0.05 V. 
1.2.3 Application of 2D analytical model 
The 2D body potential distribution is useful to quantify the threshold voltages of 
front-/back-channel (VTHF/VTHB). Firstly we discuss the front-channel threshold 
voltage. In vertical DG FinFETs, the front-gate voltage is linked to the maximum of 
surface potential at front-gate (&m) [11]. From Eq. (5.13), we determine &m at (x, y) = 
(Wfin/2, Tsi/2) or (x, y) = (Wfin/2, Tsi/2), as shown in Figure 5.6. Here, we use: 
( )/ 2,  / 2fin si mW T3 3+ *     (5.14) 
Substituting Eq. (5.14) into Eq. (5.13) yields: 
( )
0
( / 2)
4 4
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4 1/ 4 /
m BG FBB FG FBF si FG FBF
lox fin
V V V V F T V V
C C
3 R
R
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* + + , ! ! + , +
* *
, ,
 (5.15) 
where Cfin = "si/Wfin is the “lateral” capacitance per unit area, reflecting the 2D aspect 
of our model [10]. When the front-gate governs the channel, the minimum of surface 
potential for back-gate always appears at (x, y) = (0, Tsi/2), as shown in Figure 5.6: 
( ) ( )0,  / 2 ( / 2)sb si BG FBB FG FBF si FG FBFT V V V V F T V V3 3* * + + , , +  (5.16) 
Combining Eqs. (5.15) and (5.16), we can express the front-gate voltage as: 
( )( / 2)
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  (5.17) 
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The back-gate voltage can be obtained by substituting Eq. (5.17) into Eq. (5.16): 
( )1 ( / 2)
( / 2) ( / 2)
si
BG sb FBB m sb
si si
F T
V V
F T F T
3 3 3
R
+
* , + ! +
+ +
  (5.18) 
' Threshold voltage for front-gate 
The threshold voltage for front-gate is determined by replacing VFG with VTHF and 
letting &m = &inv in Eq. (5.17). 
( )( / 2)
( / 2) ( / 2)
si
THF inv FBF inv sb
si si
F T
V V
F T F T
R
3 3 3
R
+
* , , ! +
+ +
  (5.19) 
where &inv denotes the potentials at the strongly inverted silicon surfaces. According 
to [10], &inv = &F+&T for NA S  2 "  10
17
 cm
-3
 and &inv = 2&F for NA < 2 "  10
17
 cm
-3
. &T 
denotes the band bending with respect to Fermi level at (x, y) = (Wfin/2, Tsi/2) [13]–
[15]. Since the measured vertical DG FinFET is undoped, we assume a single front or 
back interface value at threshold voltage (&inv = 2&F). Depending on the charge state at 
the back interface, the expression of threshold voltage for front-gate is divided into 
three generic cases. 
1) For an accumulated back interface, &sb = 0, leading to 
( / 2)
2
( / 2) ( / 2)
si
THF FBF F
si si
F T
V V
F T F T
3
R
* , !
+ +
  (5.20) 
2) For an inverted back interface, &sb = 2&F, yielding 
2THF FBF FV V 3* ,      (5.21) 
3) For a depleted back interface, &sb depends on VBG and is solved from Eq. (5.18) by 
imposing &m = 2&F. Substituting the calculated &sb into Eq. (5.19), we have: 
( ) ( )1 2THF FBF BG FBB FV V V VT T 3* + ! + , , !   (5.22) 
where  
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is the “front coupling effect coefficient” defined as the slope (in absolute value) of 
VTHF(VBG) characteristic for a depleted back interface [7], [10]. 
' Threshold voltage for back-gate 
Similarly, the expression of the back-gate threshold voltage can be derived from 
reciprocal of Eqs. (5.17) and (5.18) when the front-gate is biased in inversion, 
depletion and accumulation states, shown as follows: 
( ) ( )
1 ( / 2)
2 , Accmulated front interface
( / 2) ( / 2)
2 , Inverted front interface
1 2 , Depleted front interface
si
FBB F
si si
THB FBB F
FBB FG FBF F
F T
V
F T F T
V V
V V V
R
3
R
3
U U 3
+ +V , !W + +WW
* ,X
W + + , , !
W
WY
(5.24) 
where  
1 ( / 2)
( / 2)
si THB
si FG
F T dV
F T dV
U
+
* *     (5.25) 
corresponds to the “back coupling coefficient” defined as the slope (in absolute value) 
of VTHB(VFG) characteristic for a depleted front interface [7], [10]. 
From the proposed model for the threshold voltage in vertical DG SOI FinFETs, we 
can analyze the effect of coupling effect on the threshold voltage: 
& The threshold voltage is a constant when the opposite gate is biased in 
accumulation or strong inversion mode. 
& Only for a depleted back or front back interface, the threshold voltage for 
front- or back-gate varies linearly with VBG or VFG. The slope (in absolute 
value) of VTHF(VBG) or VTHB(VFG) curves of a depleted back or front interface is 
defined as the “front coupling coefficient” or “back coupling coefficient”. 
The comparison of our model with the simulated front/back gate threshold voltages as 
a function of the back/front-gate biases is shown in Figure 5.8. All the threshold 
voltages were extracted from the conventional Y-function [9]. An overall agreement 
between the analytical model and simulated results can be observed. With an 
accumulated back interface (VBG < 20 V in Figure 5.8a), the threshold voltage for 
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front-channel is constant. With larger VBG, the back interface is depleted and therefore 
the threshold voltage for front-gate decreases linearly with VBG. The same trend is 
observed in VTHB(VFG) curve (Figure 5.8b).  
For narrower fin width, the front coupling coefficient 5 is smaller whereas the back 
coupling coefficient  is higher. This corresponds to the experimental result shown in 
Figure 5.4. Furthermore, based on the continuity of threshold voltage, we can derive 
the intersection points. A and B in Figure 5.8 are (2'FVFBB, 2&FVFBF) and 
(2&FVFBF, 2&FVFBB), respectively. They are independent of the geometric 
parameters, also shown in Figure 5.4. These intersection points symbol the starting of 
inversion. No plateau corresponding to strong inversion is observed for high positive 
back-gate or front-gate voltage. 
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Figure 5.8: Coupling effects for various fin widths: (a) front-gate threshold voltage versus back-gate 
bias and (b) back-gate threshold voltage versus front-gate bias. 
Until here, we have systematically investigated the coupling effect in vertical DG SOI 
FinFETs. The proposed 2D model, used to analyze the effect of coupling effect on the 
threshold voltage, is an extension of coupling model for triple-gate SOI FinFETs 
derived by Akarvardar et al [10]. However, this initial model only involves the 
inversion-mode SOI FinFET with undoped or low-doped channel. In next section, we 
will try to adapt the model to junctionless SOI FinFETs (heavily-doped channel). 
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2. Coupling effects in junctionless SOI FinFET 
Since their invention, junctionless (JL) transistors, especially JL multiple-gate 
transistors, have been an attractive choice for ultra-scaled devices due to their 
excellent electrostatic gate control and simplified junction engineering [16]–[18]. 
Several models based on the approximated solution of the Poisson equation have been 
proposed: one-dimensional (1D) model for double-gate JL devices [19]–[21], 1D 
potential model in full depletion region for double-gate JL transistors [22], 2D 
surface-potential-based current model for triple-gate transistors [23], etc. While 2D 
models are too complicated to be used for parameters extraction, 1D model does not 
consider the coupling effects between the gates [24]. Therefore, a simple model 
including coupling effect between gates is imperative for parameters extraction in JL 
SOI FinFETs. Since we have previously validated the 2D model of potential 
distribution for inversion-mode vertical DG FinFETs, we will try to modify it for JL 
SOI FinFETs. Before that, we will firstly show the simulated characteristics of JL SOI 
FinFETs and the impacts of fin width, film thickness and back-gate. 
2.1 TCAD simulations 
2.1.1 Simulation set-up 
Figure 5.9 shows the simulated structure for an n-channel JL SOI FinFET. The Si film 
thickness is 9 nm. The thicknesses of gate oxide and BOX are respectively 1.2 nm and 
145 nm. The channel has a high arsenic doping concentration (~ 10
19
 cm
-3
). In order 
to reduce the access resistance, the source and drain are heavily-doped with arsenic 
(10
20
 cm
-3
). The back-gate contact is directly placed on bottom of BOX in order to 
omit the effect of substrate depletion. The gate length is fixed as 200 nm to avoid 
short-channel effects. The width of channel varies from 7 nm to 100 nm. 
Synopsys Sentaurus TCAD is employed for all simulations [12]. Fermi-Dirac 
distribution is employed due to heavily-doped channel. The effect of doping, 
temperature and screen effect are considered, Velocity saturation and the surface 
scattering are considered by the addition of Canali and Enormal models. The 
Shockley-Read-Hall recombination dependent on doping level and Auger 
recombination are also included. The work-functions of the front- and back-gate are 
selected to make the flat-band voltages (VFBF and VFBB) equal to zero. The drain is 
0.05 V and the gate is swept from 1.5 V to +1.5 V. 
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Figure 5.9: (a) The schematic structure and (b) cross-section for simulated n-channel JL SOI FinFETs. 
2.1.2 Simulated results 
! Characteristic curves 
Figure 5.10 shows the simulated drain current and transconductance for JL SOI 
FinFETs with different fin width. For VFG = 0 V (corresponding to flat-band), the 
drain current is significant due to volume conduction. At higher front-voltage, the 
drain current increases further as a result of an activated accumulation channel under 
the front-gate. For VFG < 0 V, the current decreases until the channel is fully depleted 
(~ 1.1 V for Wfin = 100 nm, where a sharp decrease of drain current is observed in 
the semi-logarithmic scale of Figure 5.10a).  
These modes of operation are also reflected by the contours of electron densities in 
Figure 5.11. For VFG = VFBF (input value is 0 V), the drain current equals to the 
volume current (Figure 5.11a). The junctionless transistors can work in three modes: 
1) In accumulation mode (VFG > VFBF), the drain current is the sum of volume current 
and accumulation current (Figure 5.11b);  
2) In partial depletion mode, the drain current comes from the volume conduction in 
the undepleted region (Figure 5.11c); 
3) In full depletion mode, the drain current decreases sharply with VFG (Figure 5.11d). 
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Figure 5.10: (a) Simulated drain currents and (b) transconductance versus front-gate voltage for wide 
JL SOI FinFETs. ND = 10
19 cm-3, Tsi = 9 nm, VD = 0.05 V and VBG = 0 V. 
 
Figure 5.11: Electron density profiles for (a) only volume conduction, (b) accumulation, (c) partial 
depletion and (d) full depletion. ND = 10
19 cm-3, Tsi = 9 nm, VD = 0.05 V and VBG = 0 V. 
! Effect of fin width and film thickness 
The effect of fin width on the transconductance curves gm(VFG) is shown in Figure 
5.12a. For wide fin (Wfin = 100 nm), a plateau appears in the partially-depleted region 
(1.1 V < VFG < 0 V) due to the volume conduction. With the fin width decreasing, 
the gm plateau reduces until it disappears. This can be attributed to the enhanced 
control of lateral-gates for narrower devices. The effect of film thickness was also 
simulated, as shown in Figure 5.12b. For a narrow fin (Wfin = 9 nm), gm shifts 
negatively with increasing film thickness due to the reduced control of top-gate. The 
transconductance and current are obviously lighter if one dimension of the fin (width 
or thickness) increases. The other dimension should be small enough to guarantee 
device turn-off. 
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Figure 5.12: Effect of (a) fin width and (b) film thickness on thin JL SOI FinFET. ND = 10
19 cm-3, VD = 
0.05 V and VBG = 0 V. 
! Effect of back-gate 
Figure 5.13a compares the drain current of a wide JL SOI FinFET with different 
back-gate bias. For positive back-gate, the drain current shifts negatively and is higher 
due to the formation of accumulation channel on the Si/BOX interface. For VBG < 0 V, 
the back channel is simply depleted (strong inversion would be obtained for VBG < 
80 V according to Eq (2. 16)), and therefore the drain current decreases. For narrow 
JL SOI FinFET, the effect of back-gate on the drain current weakens due to the 
domination of lateral-gates, as shown in Figure 5.13b.  
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Figure 5.13: Effect of back-gate on the drain currents for: (a) wide and (b) narrow JL SOI FinFETs. 
ND = 10
19 cm-3, Tsi = 9 nm and VD = 0.05 V. 
This suppression of coupling effect between top- and back-gates is also visible in the 
comparison of ID(VFG) curves under different back-gate bias (Figure 5.14). For wide 
JL SOI FinFET, gm strongly varies with VBG only in partial depletion mode, but 
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almost keeps unchanged in accumulation mode; for narrow JL FinFET, the variation 
of gm with VBG reduces. This is similar to the effect of fin width on the coupling effect 
between top- and back-gates in inversion-mode SOI FinFETs (Figure 5.2). For a 
narrow and tall JL SOI FinFET, the lateral-gates completely control the channel and 
therefore the coupling between top- and back-gate has smaller impact, as shown in 
Figure 5.15. 
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Figure 5.14: Effect of back-gate on the transconductance for: (a) wide and (b) narrow JL SOI 
FinFETs. ND = 10
19 cm-3, Tsi = 9 nm and VD = 0.05 V. 
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Figure 5.15: Effect of back-gate on narrow and tall JL SOI FinFET for: (a) ID(VFG) and (b) gm(VFG) 
The coupling effect fully connected. ND = 10
19 cm-3, VD = 0.05 V and VBG = 0 V. 
In conclusion, the coupling effect in JL SOI FinFETs plays the same role as in the 
inversion-mode vertical DG SOI FinFETs discussed in the previous section: 
& With the fin width decreasing, the coupling effect between top- and back-gates 
weakens. 
Chapter 5: Coupling effects in three-dimensional SOI devices 
149 
 
& With the film thickness increasing, the effect of top-gate reduces. 
& For a narrow fin, the device is mainly governed by the lateral-gates. 
Therefore, the 2D analytical model of potential distribution for the inversion-mode 
SOI FinFETs might be adapted to the JL SOI FinFETs. Next sub-section describes the 
modifications needed and the results. 
2.2 Modeling of 2D potential distribution in full depletion mode 
2.2.1 Description of 2D potential model 
Different from the inversion-mode SOI FinFETs, the channel for JL SOI FinFETs is 
heavily-doped (~ 10
19
 cm
-3
). Therefore, the 2D Laplace equation (Eq. (5.6)) fails to 
model the potential distribution due to the fixed charge that cannot be neglected in the 
full depletion region. Thus, the 2D Poisson’s equation for an n-channel junctionless 
FinFET is given by: 
2 2
2 2
( , ) ( , ) D
si
qNx y x y
x y
3 3
4
N N
, * +
N N
   (5.26) 
According to [10], the potential between the two lateral-gates is still parabolic in the 
JL SOI FinFETs. Therefore, the 2D potential in JL SOI FinFETs has the same shape 
as in inversion-mode vertical DG SOI FinFETs (Eq. (5.5)). Substituting Eq. (5.5) into 
Eq. (5.26) and letting x = 0, Eq. (5.7) is rewritten as: 
2
2 2 2
0 0
(0, ) 1
(0, ) 0FG FBF D
si
V V qNd y
y
dy W W
3
3
4
5 6+
+ , , *7 8
9 :
  (5.27) 
Considering boundary conditions between silicon and silicon dioxide (gate oxide and 
BOX), the solution of Eq. (5.27) has the form of: 
2
0
3 4
0 0
0 DFG FBF
si
qN Wy y
( , y ) C sinh C cosh V V
W W
3
4
5 6 5 6
* , , + ,7 8 7 8
9 : 9 :
 (5.28) 
Here, C3 and C4 are the coefficients determined by the boundary conditions of the top 
(y = Tsi/2) and bottom (y = Tsi/2) interfaces. Note that the thickness of top-gate oxide 
is equal to that of lateral-gates oxide in the modeled triple-gate JL transistor (Ttox = 
Tlox = Tox). Substituting Eq. (5.28) into Eqs. (5.9) and (5.10), we calculate C3 and C4 
as: 
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where 
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W0 represents the equivalent fin width when the channel is controlled by top- and 
back-gates (40 = "si/CloxWfin = Cfin/Clox and 0 01/ 8 / 2 finW W#* , ! .). Therefore, Eq. 
(5.28) can be rewritten as: 
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Z [
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2
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1 2 0
2 2
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cosh / sinh ( / 2 ) /
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(5.32) 
Substituting Eq. (5.28) into Eq. (5.5), the 2D potential distribution for an n-channel JL 
SOI FinFET is obtained analytically. 
2.2.2 Validation by simulations 
In order to validate our model for the potential distribution in JL SOI FinFET, we 
compare &(0, y), the potential of full depletion region along x = 0 (vertical cut in the 
middle of the channel), between model and simulations, as shown in Figure 5.16. For 
both wide (Figure 5.16a) and narrow (Figure 5.16b) JL SOI FinFETs, the modeled 
potentials follow the variation of simulated potential with front-gate voltage. However, 
in partial depletion region, the modeled potentials deviate from the simulated ones, as 
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shown in Figure 5.17. This confirms that our model is valid and useful in full 
depletion regime where the hypothesis in Eq. (5.26) is correct.  
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Figure 5.16: Potential profiles in full depletion region along x = 0 as functions of the front-gate 
voltage for: (a) wide JL SOI FinFET (Wfin = 100 nm) and a narrow JL SOI FinFET (Wfin = 9 nm). ND 
= 1019 cm-3, Tsi = 9 nm, VD = 0.05 V and VBG = 0 V. y = Tsi/2 is at the top of the film and y = Tsi/2 is 
at the BOX interface. 
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Figure 5.17: Potential profiles in partially-depleted region along x = 0 for variable front-gate voltage. 
(a) Wfin = 100 nm and (b) Wfin = 9 nm. ND = 10
19 cm-3, Tsi = 9 nm, VD = 0.05 V and VBG = 0 V. 
The effect of back-gate on the potential in both wide and narrow JL SOI FinFETs is 
shown in Figure 5.18. For wide devices, an accumulation layer is formed when back-
gate is positively biased (squares and circles in Figure 5.18a), leading to the failure of 
full depletion approximation. More negative front-gate bias (VFG < 1 V) is needed to 
obtain full depletion. When the channel at the bottom is depleted (VBG = 10 & 20 
V), the modeled potential (circles and squares in Figure 5.18a) shows excellent 
agreement with the simulated ones. Compared to the wide devices, the effect of back-
gate on the body potential in narrow JL SOI FinFETs is minor since the channel is 
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mainly controlled by the lateral-gates. However, the accumulation layer triggered by 
the positive back-gate bias still leads to a small deviation at the bottom of the channel 
(y = 4.5 nm), as shown in Figure 5.18b. 
In summary, this 2D potential model works in full depletion regime with zero back-
gate bias or with VBG < 0 V (depletion at back interface). 
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Figure 5.18: Potential profiles in full depletion region along x = 0 as the functions of back-gate 
voltages for devices with (a) Wfin = 100 nm and (b) Wfin = 9 nm. ND = 10
19 cm-3 and Tsi = 9 nm. 
2.2.3 Applications of 2D potential model 
Since our 2D potential model applies to the full depletion region of nano-channel JL 
SOI FinFETs, we can use it to extract the threshold voltage, which is a key identifier 
to distinguish the full and partial depletion regions. Before using the model, we will 
introduce the current-voltage method proposed by Jeon et al. [25] to extract threshold 
voltage. 
' Conventional method to extract threshold voltage 
In planar junctionless transistors, threshold voltage is determined from the derivative 
of the transconductance (dgm/dVFG), shown in Figure 5.19 [25]. The first peak P1 
corresponds to flat-band voltage, where the channel of the junctionless transistor is 
just changed from surface accumulation to neutral state; the second peak P2 exhibits 
the threshold voltage, separating the partial and full depletion regions (dotted line in 
Figure 5.19a). This method works in wide junctionless SOI FinFET (square in Figure 
5.19a), but fails in narrow JL SOI FinFETs where the coupling effect from lateral-
gates is extremely strong. As shown in Figure 5.19b for narrower fin, the two peaks 
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trend to merge together, leading to difficulty in determination of threshold voltage and 
flat-band voltage. On the other hand, the experiments have demonstrated that high 
access resistance would lead to the disappearance of P2 [25], also making the 
threshold voltage extraction impossible. 
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Figure 5.19: (a) Simulated dgm/dVFG versus VFG for a planar Si JL transistor and a wide JL SOI 
FinFET (Wfin = 100 nm); (b) simulated dgm/dVFG versus VFG for two nano-channel junctionless SOI 
FinFETs (Wfin = 9 nm and 7 nm). Tsi = 9 nm, LG = 200 nm and ND = 10
19 cm-3. 
' Extraction of threshold voltage from the 2D potential model 
According to [22], the threshold voltage VTHF for junctionless transistors can be 
defined as the front-gate voltage when the channel is just fully depleted. It is given as 
the maximum potential at (x, y) = (0, Tsi/2) for VBG = 0 V from Eq.(5.32), which 
corresponds to the point depleted at last. Therefore, we have: 
( )
   
2
0,
0
si
FG THF
T
y and V V
y
y
3
*+ *
N
*
N
    (5.33) 
Substituting Eq. (5.28) into Eq. (5.33), the threshold voltage of front-gate can be 
modeled as: 
( ) ( ) ( ) Z [
( ) Z [
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1 0 2 0 2 0 1 00
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cosh / sinh / cosh / cosh ( ) /
cosh / cosh ( ) /
siD
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T W T W T W T T WqN W
V V
T W T T W4
+ ,
* ! ,
,
(5.34) 
With fin width shrinking, the control of lateral-gates on the channel enhances, so the 
threshold voltage of front-channel shifts closer to the flat-band voltage (VFBF = 0 V), 
as shown in Figure 5.20a. The threshold voltage calculated from Eq. (5.34) coincides 
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with the one extracted from the dgm/dVFG (Figure 5.20b) [25]. The deviation for wide 
fin (Wfin > 30 nm) can possibly be attributed to the effect of mobile charge. With 
wider fin, the mobile charge density is larger for VFG = VTHF, leading to the 
imperfection of full depletion approximation (see the large subthreshold current for 
wide JL in Figure 5.10a) 
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Figure 5.20: (a) Simulated dgm/dVFG versus VFG and (b) threshold voltage of front-gate for different fin 
width extracted from Eq. (5.34) and the second peak of dgm/dVFG. 
For depletion at back channel, the point ym depleted at last lies in the middle of the 
channel along x = 0. Assume that the potential at ym does not vary with VFG and VBG 
and is always equal to the Fermi potential &F. Therefore, we have: 
( )0, ln Dm F
i
NkT
y
q n
3 3
5 6
* * 7 8
9 :
    (5.35) 
For VFG = VTHF, the electric field at ym approximates zero: 
( )
   
0,
0
m FG THFy y and V V
y
y
3
* *
N
*
N
    (5.36) 
Combining Eqs. (5.35) and (5.36), we can obtain the relationship between ym and VBG, 
as shown in Figure 5.21a. For more VBG, ym shifts from the bottom of the fin toward 
the top. For narrower fin, stronger depletion is induced by lateral-gates and therefore 
this shift is larger. The threshold voltage is modeled as: 
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 (5.37) 
Figure 5.21b compares the extracted threshold voltage between dgm/dVFG method and 
Eq. (5.37) under different VBG. Our model shows good agreement in particular for 
nanowires. For wide fin, the threshold voltage increases more negatively, which can 
be explained by the fact that the back-gate helps to deplete the channel. For narrower 
fin, the channel is mainly controlled by lateral-gates and therefore the variation of 
threshold voltage is smaller. 
It follows that Eq. (5.37) can be safely used to calculate the threshold voltage for VBG 
= 0 V or depletion at back interface, if the flat-band voltages for front- and back-gates 
and the doping concentrations are known from technology. 
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Figure 5.21: (a) ym versus VBG and (b) comparison of extracted VTHF between dgm/dVFG method and 
our model (Eq. (5.37)). 
' Extraction of channel concentration from 2D potential model 
Once the threshold voltage and flat-band voltage are known, the doping concentration 
of the channel can be determined. We can rewrite Eq. (5.34) as:  
( ) ( ) Z [
( ) Z [ ( ) ( )
2 0 1 0
2
0 2 0 1 0 1 0 2 0
cosh / cosh ( ) /   
cosh / cosh ( ) / cosh / sinh /
THF FBF sisi
D
si
V V T W T T W
N
q W T W T T W T W T W
4 + , ,
* !
! , +
(5.38) 
Table 5-I summarizes the extracted doping level for different fin width, which shows 
excellent agreement with the input doping concentration (10
19
 cm
-3
) for Wfin > 10 nm. 
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For narrower JL FinFETs (Wfin < 10 nm), the extracted doping level is a little 
underestimated. 
Table 5-I: Extracted doping level from Eq. (5.38) for different fin width. 
Wfin
(nm) 
Extracted ND 
(10
19 
cm
-3
) 
Wfin 
(nm) 
Extracted ND 
(10
19 
cm
-3
) 
100 1 30 1 
90 1 20 1 
80 1 15 1 
70 1 10 0.92 
60 1 9 0.91 
50 1 8 0.84 
40 1 7 0.81 
 
Conclusions of Part A: 
We have modeled the 2D potential distribution for the subthreshold region of 
operation of vertical DG inversion-mode SOI FinFETs and junctionless SOI FinFETs. 
Table 5-II summarizes the working range of these two models. The effect of coupling 
between top- and back-gates on the threshold voltage can be predicted in inversion-
mode FinFETs. As Table 5-II shows, for JL SOI FinFETs, this model cannot work in 
partial depletion and surface accumulation regimes. For this reason, we will focus on 
these two regimes in part B. 
Table 5-II: Working range of 2D potential model in inversion-mode and junctionless FinFETs.
Device type 
States of back or front interface 
Channel OFF Transition Channel ON 
Vertical DG inversion- mode 
SOI FinFETs 
Accumulation 
Partial 
depletion 
Inversion 
JL SOI FinFETs Full depletion × × 
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Part B: Modeling of junctionless SOI FinFETs for parameters extraction 
In this part, we will propose an alternative modeling of JL transistors in order to 
extract parameters from ID(VG) curves. Since the full depletion region was contained 
in part A, we will discuss the partial depletion region in section 2.3 and the 
accumulation region in section 2.4. 
2.3 Modeling of carrier profile in partial depletion mode 
2.3.1 Description and validation of carrier density model 
In partially-depleted region, the operation of JL devices relies on the expansion of the 
depletion regions triggered by each gate until they cut off the volume conductance. It 
is therefore important to model the carrier profile in the partial depletion region. In n-
doped JL transistor, the extension of 1D depletion width (WD) with VFG governs the 
volume conductance and the drain current [20]: 
( )
22
1 1 *si OX
D FG FBF
OX D si
C
W V V V
C qN
4
4
5 6
7 8* + , + + +
7 8
9 :
  (5.39) 
where V* is a reference potential used to adjust the fitting curves [26]. According to 
Eq. (5.39), the width of the depletion region in thick planar MOS structures increases 
when VFG is more negative (solid lines in Figure 5.22). For comparison, we used WD 
values extracted from TCAD simulations. The simulated width of the depletion region 
is defined by the point where the carrier concentration equals half of the doping level 
(as will be explained in section 2.3.2). The calculated WD follows well the simulated 
values (open symbols in Figure 5.22) for a large interval of VFG before saturation. 
Note that the saturation of simulated WD values corresponds well to WDmax (maximum 
width of depletion region), given by Eq. (2.16). Table 5-III summarizes the WDmax for 
three dopant concentrations, used in Figure 5.22.  
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Figure 5.22: Simulated depletion depth versus gate bias in planar JL FET. Tsi = 50 nm. 
Table 5-III: Maximum width of depletion region. 
ND (cm
-3
) 5 × 10
18 
10
19
 1.5 × 10
19
 
WDmax (nm) 16.4 11.7 9.7 
 
Based on the width of depletion region (WD) and doping level (ND), we will develop a 
simple model of carrier profile for three configurations: single-gate (SG), double-gate 
(DG) and triple-gate (TG) JL. 
??Wide SG JL: only the top-gate is turned on and both side gates are biased at 
flat-band voltage VFBF (Figure 5.23a); 
??Tall DG JL: the lateral-gates are connected together and the top-gate is biased 
at VFBF (Figure 5.23b); 
??TG JL: three gates are connected and turned on together (Figure 5.23c). 
 
Figure 5.23: Three configurations for JL FinFETs: (a) SG, (b) DG and (c) TG. (0,0) point locates at 
the center of the body. 
Chapter 5: Coupling effects in three-dimensional SOI devices 
159 
 
! SG JL 
In this configuration, the channel is only controlled by the top-gate (Figure 5.23a). 
Most JL models account for an abrupt boundary between neutral and depleted regions. 
In fact, the majority carrier profile exhibits a gradual variation, governed by the 
Debye length. Allibert et al. [27] have proposed an empirical function to explain the 
smooth transition from partial to full depletion in SOI devices. Adapting this 
empirical function to SG JL transistors we obtain the majority carrier profile: 
( ) 21
2
* si DD
D
y T / WN
N y tan h
LE
5 65 6, +
* ,7 87 87 89 :9 :
   (5.40) 
where LD is Debye length ( 2
si
D
D
kT
L
q N
4
* ) and $ is a fitting factor ($  1.7) [27]. For 
thick SG JL devices (Tsi = 50 nm, Figure 5.24a), various VFG were simulated and the 
model (solid lines) matches perfectly the simulated curves (open symbols). For thin 
SG JL devices (Tsi = 9 nm, Figure 5.24b), the agreement is also good, except for very 
small carrier densities at the bottom interface (VFG H  0.7 V where the device starts to 
work in subthreshold region). Nevertheless, our model still follows the variation of 
the simulated carrier density at the bottom. Different doping and thickness values 
were also successfully tested, as shown in Figure 5.25. 
-20 -10 0 10 20
0
2
4
6
8
10
E
le
ct
ro
n
 D
en
si
ty
 (
10
18
 c
m
-3
)
y (nm)
V
FG
:
-0.1 V, -0.3 V, -0.5 V
-0.7 V, -1 V
W
fin
 = 100 nm
T
si
 = 50 nm
(a)
-4 -3 -2 -1 0 1 2 3 4
0
2
4
6
8
10
-1 V
-0.7 V
-0.5 V
-0.3 V
-0.1 V
T
si
 = 9 nm
E
le
ct
ro
n
 D
en
si
ty
 (
10
18
 c
m
-3
)
y (nm)
(b)
 
Figure 5.24: Comparison of carrier profiles for single-gate JL transistors with ND = 10
19 cm-3: (a) Tsi 
= 50 nm and (b) Tsi = 9 nm. Wfin = 100 nm and LG = 200 nm. VBG = 0 V. 
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Figure 5.25: Comparison of carrier profiles for single-gate junctionless transistors with ND = 5 × 10
18 
cm-3: (a) Tsi = 50 nm and (b) Tsi = 9 nm. Wfin = 100 nm and LG = 200 nm. VD = 0.05 V and VBG = 0 V. 
Model: solid lines; Simulation: open symbols. 
The threshold voltage is defined when the depletion region reaches the bottom of the 
body (G-point, Figure 5.23a), in other words when the maximum concentration of 
majority carriers becomes N*(Tsi/2) = ND/2. When the carrier density at G-point is 
lower than ND/2, the channel is fully depleted (subthreshold region, not accounted for 
by our model). The same criterion (ND/2) for the carrier density was used to determine 
the simulated width of depletion region in a thick MOS structure (open symbols in 
Figure 5.22). 
! DG JL 
The device is driven by lateral-gates (Figure 5.23b). Both depletion regions expand 
concomitantly with VFG decreasing. In this case, we assume that one gate acts on the 
‘effective’ doping defined by the opposite gate. Applying Eq. (5.40) to the lateral-
gates and replacing ND seen by one gate with the carrier profile governed by the 
opposite gate, yields the carrier profile for DG JL: 
( )
2 2
1 1
4
fin D fin D* D
D D
x W / W x W / WN
N x tan h tan h
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The modeled carrier profiles show very good agreement with the 3D simulations for 
wide DG JL devices (Figure 5.26a). In extremely narrow DG JL transistors (Figure 
5.26b), our model matches well with the simulations only for larger VFG (S  0.3 V); 
for more negative VFG, a deviation appears at the center of the channel which enters 
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the subthreshold region. Similar to SG JL, we define a criterion for the carrier density 
at G-point (Figure 5.23b) to distinguish the partial and full depletion for DG JL. The 
two depletion regions meet each other in the middle of the fin: WD = Wfin/2. The 
threshold voltage is given by the gate voltage for which the carrier density at G-point 
is: N
*
(0) = ND/4. 
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Figure 5.26: Comparison of carrier profiles in double-gate JL transistors with ND = 10
19 cm-3: (a) Wfin 
= 50 nm (partially-depleted) and (b) Wfin = 9 nm (fully-depleted). Tsi = 100 nm and LG = 200 nm. VD = 
0.05 V and VBG = 0 V. Solid lines: analytical model; open symbols: numerical simulations.
! TG JL 
The principle for the modeling of TG JL is the same as in DG JL. The apparent 
doping induced by top-gate is replacing ND in Eq. (5.41). The effective doping profile 
in the body is: 
( )
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The model correctly indicates that in tall fins VTHF is still governed by the lateral-gates 
whereas in thin fins the top-gate makes it decrease by coupling effect. Eq. (5.42) 
reduces to SG or DG cases for limit values of the geometry. For example, if Tsi < 
WDmax and Wfin >> WDmax, TG JL (symbols in Figure 5.27a) would act as SG JL (lines). 
Furthermore, for tall and narrow fins (Tsi >> WDmax and Wfin < 2WDmax), the behavior 
of the TG JL is similar to DG JL, as shown in Figure 5.27b.  
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Figure 5.27: (a) Comparison of simulated carrier profiles for SG and TG JL transistors (Wfin = 100 nm 
and Tsi = 9 nm); (b) comparison of carrier profiles for DG and TG JL transistors (Wfin = 9 nm and Tsi 
= 100 nm). LG = 200 nm and ND = 10
19 cm-3. VD = 0.05 V and VBG = 0 V.
For smaller geometry, the 3D coupling effect between the top and lateral-gates cannot 
be neglected. Figure 5.28 compares the simulated and modeled carrier density for a 
narrow and thin TG JL. Our model still matches well with the simulations for small 
VFG (0.1 V), close to the flat-band voltage (0 V). The subthreshold region is only 
qualitatively (not quantitatively) captured by our model. 
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Figure 5.28: Comparison of simulated and modeled carrier profiles in (a) vertical and (b) horizontal 
direction for nano Si TG JL with square cross-section. LG = 200 nm and ND = 10
19 cm-3. VD = 0.05 V 
and VBG = 0 V. Solid lines: analytical model; open symbols: numerical simulations. 
2.3.2 Applications of carrier density model 
Based on our empirical model of carrier profile in the channel, we can determine the 
threshold voltage. The integral of carrier profile in the channel yields the drain current. 
In addition, the maximum body size enabling full depletion can be estimated. 
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' Extraction of threshold voltage from carrier profile 
Our extraction method for the threshold voltage is simply based on the defined criteria 
for the carrier density at G-point. These criteria, summarized in Table 5-IV, are 
determined from the analytical models of carrier profile for JL SOI FinFETs: 
1) For SG JL, we have Tsi = WD at VTHF and therefore the carrier density at G-point is: 
N
*
(Tsi) = ND/2 calculated from Eq. (5.40). 
2) For DG JL, we have Tsi/2= WD at VTHF and the carrier density at G-point is: N
*
(0) 
= ND/4 given by Eq. (5.41). 
3) As shown in Figure 5.27, wide TG JL would act as SG JL and the behavior of the 
tall TG JL is similar to DG JL. Therefore, the criterion of SG JL can be used for 
wide TG JL and the criterion of DG JL can be used for tall TG JL. In very small 
TG JL, the location of point G is unknown, which prevents the use of Eq. (5.42). 
Table 5-IV: Threshold voltage definition based on the carrier density at G-point.
SG JL DG JL Wide TG JL Tall TG JL 
N
*
(Tsi) = ND/2 N
*
(0) = ND/4 N
*
(Tsi) = ND/2 N
*
(0) = ND/4 
 
The extracted threshold voltages are compared with the ones derived from the first 
peak of dgm/dVFG. The agreement between the two definitions of threshold voltage is 
remarkable (Figure 5.29) in SG and DG JL transistors for a very wide range of size 
and doping. Our method is straightforward and avoids second order derivatives and 
the effect of access resistance. 
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Figure 5.29: Comparison of VTHF extracted with our method (open symbols) and dgm/VFG peak (solid 
symbols): (a) SG and (b) DG JL FETs. 
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Our method can be easily adapted to wide or tall TG JL transistors, as shown in 
Figure 5.30. For thin TG JL (Tsi = 9 nm), our method shows agreement with dgm/dVFG 
peak for relatively wide fin (Wfin S  70 nm for ND = 10
19
 cm
-3
 and Wfin S  90 nm for ND 
= 5 × 10
18
 cm
-3
). For narrow TG JL (Wfin = 9 nm), our method works for tall fins Wfin 
S  40 nm for ND = 10
19
 cm
-3
. If the fin width or the film thickness shrinks, the 
deviation increases due to strong coupling effect between the three sides of the gate. 
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Figure 5.30: Comparison of VTHF extracted with our method (open symbols) and dgm/VFG peak (solid 
symbols): (c) thin TG (Tsi = 9 nm) and (d) narrow TG (Wfin = 9 nm) JL FinFETs. 
' Drain current 
We assume that the volume mobility in partial depletion is a constant. The integral of 
carrier profile in the whole channel defines the drain current: 
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 (5.43) 
where µvol is the volume mobility (108 cm
2
/Vs for ND = 10
19
 cm
-3
 and 139 cm
2
/Vs for 
ND = 5 × 10
18
 cm
-3
) [12]. These values of volume mobility are determined when both 
the front-and back-gates are biased at flat-band voltage. Figure 5.31 compares the 
simulated and modeled (Eq. (5.43)) drain current in both linear and semi-logarithmic 
scales for SG and DG JL devices. The results show that Eq. (5.43) works well in the 
partially-depleted region (VFG > VTHF). Even for wide TG JL, the modeled drain 
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currents match well with the simulated ones in most of the partially-depleted region, 
except for the nonlinear deviation when VFG is close to VTHF (Figure 5.32a). For 
narrow TG JL, the deviation increases as expected (Figure 5.32b).  
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Figure 5.31: Comparison of simulated and modeled (Eq. (5.43)) drain currents. (a) Linear and (c) 
semi-logarithmic scales for SG JL: Wfin = 100 nm and Tsi = 9 nm. (b) Linear and (d) semi-logarithmic 
scales for DG JL: Wfin = 9 nm and Tsi = 100 nm. LG = 200 nm, VD = 0.05 V and VBG = 0 V. Open 
symbols:  simulations; Solid lines: model. 
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Figure 5.32: Comparison of simulated and modeled (Eq. (5.43)) drain currents in triple-gate JL 
(Semi-logarithmic scale). (a) TG JL: Wfin = 50 nm and Tsi = 9 nm and (b) TG JL: Wfin = 9 nm and Tsi = 
9 nm. LG = 200 nm, VD = 0.05 V and VBG = 0 V. Open symbols: simulations; Solid lines: model.
' Evaluation of maximum body size 
Besides the determination of drain current and threshold voltage, the carrier profile is 
also very informative for optimizing the body thickness and doping. The maximum 
body thickness TFD = WDmax enabling the SG JL to turn-off is given by Eq. (2.16). For 
DG JL, the conventional definition for maximum body width is: WFD = 2WDmax (solid 
line in Figure 5.33). The dotted line shows that the maximum Wfin enabling the JL 
FET to switch off is actually larger. The inter-gate coupling effect, included in our 
model, indicates a more efficient body depletion, resulting from the cooperation of the 
two gates and allows for an increase of Wfin that is beneficial in terms of drive current. 
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Figure 5.33: Maximum body size to achieve switch-off in DG JL FET.
The maximum carrier density for DG JL is reached at x = 0 and can be calculated 
from Eq. (5.41): 
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Eq. (5.44) describes the dependence of the maximum carrier concentration at G-point 
on fin width. Reciprocally, if NFD is defined as the carrier concentration needed to 
achieve full depletion, we can determine from Eq. (5.44) the maximum fin width WFD 
for DG JL: 
2 1DFD Dmax D
FD
N
W W L ln
N
E
5 6
* + +7 87 8
9 :
??  (5.45) 
Since the carrier density at G-point for SG JL is equal to ND/2 for VG = VTHF, the WFD 
value for DG JL is calculated from Eq. (5.45) with NFD = ND/2. In order to validate Eq. 
(5.45), we compare the calculated (dashed line in Figure 5.33) and simulated 
(symbols in Figure 5.33) maximum body size. The simulated maximum body size is 
determined when the carrier density at G-point is equal to ND/2. The two curves 
coincide well and confirm that the conventional approximation (2WDmax) is 
underestimating the body size (solid line in Figure 5.33). 
In summary, we have presented a model for 1D, 2D and 3D carrier profiles in the 
body of JL transistors. The model is compact and very attractive because it avoids the 
solving of Poisson equation and the modeling of the potential. Although it may look 
simplistic of naive, our carrier profile model can provides the threshold voltage, the 
drain current and  the maximum body size enabling the full depletion. In all models, 
the doping concentration of the channel and the carrier mobility need to be known. In 
the following, we will investigate methods to extract the flat-band voltage, doping 
concentration and low-field mobility of the channel in the accumulation region. 
2.4 Parameters extraction in accumulation mode 
Until now we have focused on the full and partial depletion regimes. For pragmatic 
applications, the knowledge of flat-band voltage, mobility and doping concentrations 
is critical. In order to access these parameters, we need to focus on the accumulation 
regime. Meanwhile, we will revisit the conventional extraction methods and show 
their limits in the nano-channel JL SOI FinFETs. 
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2.4.1 Extraction of flat-band voltage 
The conventional method to determine the flat-band voltage is based on dgm/dVFG. As 
previously demonstrated in section 2.2.3, this method does not work in nano-channel 
JL SOI FinFETs. According to [25], [28], in accumulation mode, the drain current for 
a JL transistor is the sum of volume (Ivol) and accumulation (Iacc) currents. In wide TG 
JL, we assume that the volume current does not vary with VFG [30]. For the 
accumulation part, we independently consider the two lateral-gates and the top-gate. 
Therefore, the drain current can be modeled as: 
( )
( )
2
D vol acc
fin si fin si
D vol D acc ox FG FBF D
G G
I TG I I
W T W T
qN V C V V V
L L
$ $
* ,
" ,
! , ! +             =
  (5.46) 
This equation implies a negligible coupling between gates in accumulation mode. For 
“weak” accumulation, this hypothesis is fully acceptable. Therefore, the drain current 
is proportional to Wfin, as shown in Figure 5.34a. Letting 0finW a , we can obtain the 
accumulation current induced by the lateral-gates from the intercept with the vertical 
axis (positive current in Figure 5.34b). However, Eq. (5.46) only works for VFG > 
VFBF. When we trace the intercept current versus front-gate voltage for VFG < VFBF (in 
partial depletion mode, the current flowing into the channel is only the volume current 
of the partially-depleted film, we obtain a negative value in Figure 5.34b. This change 
of sign for the intercept current is a good way to identify VFBF. 
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Figure 5.34: (a) ID versus Wfin and (b) the intercept current versus VFG. Wfin = 50 ~ 100 nm.
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We compare the intercept current obtained from wide (solid line in Figure 5.35a) and 
narrow (dashed line in Figure 5.35a) JL SOI FinFETs. The intercepts with the vertical 
axis are different. Therefore, the linear relationship between ID and Wfin disappears in 
narrower JL SOI FinFETs due to enhanced coupling effect. However, no matter how 
small Wfin is, the intercept current will intersect with the zero current line for 0finW a  
and VFG = VFBF (no current flow in the channel). Figure 5.35b shows that the intercept 
currents obtained from different combinations of fin width (100 & 50 nm; 50 & 20 
nm, 20 & 10 nm, 10 & 9 nm and 9 & 7 nm). The sign of all the intercept currents 
changes at the same point, which corresponds to the flat-band voltage. 
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Figure 5.35: (a) Comparison of ID for different fin width and (b) the intercept current versus VFG for 
arbitrary couples of JL SOI FinFETs. 
The theoretical VFBF is calculated as the difference of work-functions between the 
front-gate and the channel. Table 5-V gives the VFBF extracted with our method, 
which is equal to the theoretical VFBF. In order to further verify this method, we 
changed the work-function of the front-gate. The extracted VFBF still shows good 
agreement with theoretical VFBF. Next, we will describe how to use the Y-function Yacc 
defined in Eq. (2.21) of chapter 2 to extract the VFBF and low-field mobility. 
Table 5-V: Extracted VFBF for narrow JL SOI FinFETs with different front-gate work-function.  
Work-function (V) Theoretical VFBF
(V) 
Extracted VFBF (V) 
Front-gate Channel dgm/dVFG Iintercept Yacc 
4.08 4.08 0 0.004 0 0 
4.32 4.08 0.24 0.26 0.23 0.24 
4.9 4.08 0.82 0.85 0.81 0.82 
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2.4.2 Extraction of mobility 
Based on current-voltage measurements, several methods of mobility extraction have 
been conceived earlier for junctionless transistors [19], [25], [29], [30]: 1/gm
2
 and the 
modified Y-function (dY/dVFG)
2
. We will revisit them, show their limits in nano-
channel JL SOI FinFETs, and then propose our new methods. 
' Conventional methods to extract volume mobility: 1/gm
2
 
For a planar JL transistor, the drain current in partial depletion region is expressed as: 
( )finD si D D vol D
G
W
I T W qN V
L
$* +    (5.47) 
where WD is the width of depletion region (Eq. (5.39) with V
*
 = 0). Jeon et al. 
proposed using 1/gm
2
 to extract flat-band voltage (VFBF) and volume mobility (6vol) for 
planar JL transistors [29]: 
( )2 22
1 1 2
FG FBF
m
vol D OX vol D si D
G G
V V
g W W
V C V q N
L L
$ $ 4
* + +
5 6 5 6
! ! ! ! ! ! ! !7 8 7 8
9 : 9 :
 (5.48) 
Once the doping concentration of the channel is known [25], 6vol can be extracted 
from the slope of 1/gm
2
(VFG). Using the extracted 6vol, we can calculate the flat-band 
voltage VFBF from the intercept of 1/gm
2
(VFG) with the vertical axis (VFG = 0 V). For 
wide JL SOI FinFETs (Wfin "  Tsi), the channel is mainly depleted by top-gate and the 
depletion triggered by lateral-gates can be neglected. Therefore Eq. (5.48) still works 
in wide JL SOI FinFET, as shown in Figure 5.36a. The extracted low-field mobility 
and flat-band voltage are respectively 108
 
cm
2
/Vs and 0.05 V. Both of them are close 
to the input values (110 cm
2
/Vs for volume mobility and 0 V for flat-band voltage). 
However, in narrow fin (Figure 5.36b), 1/gm
2
 is not linear in partial depletion region 
due to the increasing importance of depletion regions triggered by lateral-gates. 
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Figure 5.36: Simulated 1/gm
2 versus VFG for wide and narrow JL SOI FinFETs. (a) Wfin = 100 nm and 
(b) Wfin = 9 & 7 nm. Tsi = 9 nm, LG = 200 nm and ND = 10
19 cm-3. 
' Conventional methods to extract low-field mobility: (dY/dVFG)
2
 
In [25] and [31], the modified Y-function (dY/dVFG)
2
 was used to determine the low-
field mobility in planar junctionless transistors. It is assumed that the accumulation 
and volume currents can be separated and the volume current is independent of VFG in 
accumulation regime. This assumption corresponds to our earlier demonstration in 
heavily-doped film [28]. Therefore, we can write (dY/dVFG)
2
 as: 
2
0OX D
FG G
dY W
C V
dV L
$
5 6
* ! ! !7 8
9 :
    (5.49) 
The low-field mobility can be determined from (dY/dVFG)
2
 at a fixed VFG, as shown in 
Figure 5.37a. Here, we extracted low-field mobility at VFG = 0.2 V to avoid strong 
coupling effect. The extracted low-filed mobility in planar junctionless transistors is ~ 
110 cm
2
/ Vs, equal to the volume mobility. We will show that the volume current can 
increase with VFG in accumulation regime of JL SOI FinFETs, which will be 
introduced in our method of mobility extraction. Therefore, (dY/dVFG)
2
 does not have 
the flat region in the accumulation regime, as shown in JL SOI FinFET (Figure 5.37b). 
In general, the conventional extraction methods for both volume and low-field 
mobility do not work in the nano-channel JL SOI FinFETs due to the coupling effect; 
next we will introduce our methods to determine the low-field mobility. 
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Figure 5.37: (dY/dVFG)
2 for: (a) long planar JL transistor and (b) JL SOI FinFETs. 
' A new method to extract low-field mobility in weak accumulation 
When JL SOI FinFETs work in the accumulation mode, the majority carriers will 
accumulate in the film near the gate oxide, as shown in Figure 5.38a. Therefore, the 
minimum of electron density in the channel reflects the volume conduction. In the JL 
SOI FinFETs (especially narrow fin), the electron density in the volume increases 
with the front-voltage due to the strong coupling effect from lateral-gates. Figure 
5.38b shows the enhancement of minimum of electron density with the front-gate 
voltage. In order to identify a weak-coupling region, where 1D model can still work, 
we define a criterion for the minimum of electron density in the channel. If the 
variation of the electron density is smaller than 15%, we assume that the coupling 
effect in that region can be neglected. From Figure 5.38b, we find the coupling effect 
can be neglected when VFG–VFBF < 0.2 V for this nano-channel JL with Wfin = 9 nm 
and Tsi = 9 nm. When the silicon thickness increases to 100 nm, the weak coupling 
effect region enlarges (VFG–VFBF < 0.4 V), as shown in Figure 5.39. This can be 
attributed to the decrease of the effect of top-gate. 
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Figure 5.38: (a) Electron densities contours in the middle of the channel for a nano-channel JL SOI 
FinFET (Wfin = 9 nm and Tsi = 9 nm) with VFG = 0.1 V and VFG = 0.2 V and (b) minimum electron 
densities along x = 0 for different VFG. 
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Figure 5.39: (a) Electron densities contours in the middle of the channel for a narrow and tall JL SOI 
FinFET (Wfin = 9 nm and Tsi = 100 nm) with VFG = 0.1 V and VFG = 0.2 V and (b) minimum electron 
densities along x = 0 for different VFG.
In order to demonstrate that coupling effect can be neglected if the minimum of 
electron density varies less than 15%, we compare the ID(VFG) curves between SG, 
DG and TG JL SOI FinFETs. We assume that the 1D current model still works [33]. 
The accumulation current for TG JL can be expressed as: 
( ) ( ) ( )
2
fin si
acc D vol OX acc D FG FBF
G
W T
I TG I TG I C V V V
L
$
,
* + * ! +  (5.50) 
Here, volI denotes the volume current. Similarly, the accumulation current for DG JL 
can be written as: 
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( ) ( ) ( )2 siacc D vol OX acc D FG FBF
G
T
I DG I DG I C V V V
L
$* + * ! +   (5.51) 
Combing Eq. (5.50) with Eq. (5.51), we have: 
( )
( )
2
2
fin siacc
acc si
W TI TG
I DG T
,
*    (5.52) 
If the volume current does not vary with VFG, the difference of ID between triple- and 
lateral-gates mainly results from the different geometric factor of accumulation 
current. Figure 5.40a compares the drain current between DG and TG JL with 
different film thickness. It is clear that the drain current for TG is larger than that for 
DG JL. With the film thickness shrinking, this difference of drain current enhances. 
Figure 5.40b compares Iacc(TG)/Iacc(DG) with (Wfin+2Tsi)/2Tsi under low and high 
front-gate bias. Here, volI equals to the ID (TG) for VFG = VFBF. Under low front-gate 
bias (VFG–VFBF < 0.5 V), Iacc(TG)/Iacc(DG) almost equals to (Wfin+2Tsi)/2Tsi for all 
kinds of film thickness; under high front-gate bias (VFG–VFBF > 0.5 V), Iacc(TG)/ 
Iacc(DG) approaches (Wfin+2Tsi)/2Tsi only for wider devices (Wfin > 60 nm). 
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Figure 5.40: (a) Comparison of drain current between TG and DG with different film thickness and (b) 
Iacc(TG)/Iacc(DG) versus film thickness under low and high front-gate bias. Wfin = 100 nm.
We now compare the currents between SG and TG JL. The 1D model for 
accumulation current of SG JL is expressed as: 
( ) ( ) ( )finacc D vol OX acc D FG FBF
G
W
I SG I SG I C V V V
L
$* + * ! +   (5.53) 
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Dividing Eq. (5.50) by Eq. (5.53), we have: 
( )
( )
2
fin siacc
acc fin
W TI TG
I SG W
,
*     (5.54) 
The drain current of SG differs remarkably from that of TG (Figure 5.41a). Only 
under very low front-gate bias (VFG–VFBF < 0.2 V), Iacc(TG)/Iacc(SG) coincides with 
(Wfin+2Tsi)/Wfin for all fin widths (Figure 5.41b); under high front-gate bias (VFG–VFBF > 
0.2 V), Iacc(TG)/Iacc(SG) equals (Wfin+2Tsi)/2Tsi for wider devices (Wfin > 60 nm), as 
shown in Figure 5.41c. The deviation increases with fin width shrinking. 
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Figure 5.41: (a) Comparison of drain current between SG and TG JL devices with different fin width; 
Iacc(TG)/Iacc(SG) versus fin width under (b) low and (c) high front-gate bias. Tsi = 100 nm
Combining the comparisons of drain currents among the three structures (SG, DG and 
TG), we determine the region where the coupling effect can be neglected: VFG–VFBF < 
0.2 V. Consequently, applying the conventional Y-function to accumulation current in 
TG JL (Eq. (5.50)), we have: 
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9 :
 (5.55) 
The intercept of Eq. (5.55) accurately determines the flat-band voltage and the low-
field mobility can be calculated from the slope, as shown in Figure 5.42. The 
extracted low-field mobility is very close to the volume mobility (110 cm
2
/(V·s)) [12]. 
This can be explained by the negligible effect of front-gate bias on the mobility in 
“weak” accumulation region (µvol ;  60). The extracted flat-band voltages are fully 
equal to the theoretical values (Table 5-V).  
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Figure 5.42: Application of Yacc (Y-function method) to the narrow TG JL. (a) Wfin = 9 nm and (b) Wfin 
= 7 nm.
2.4.3 Extraction of doping concentration 
For VFG = VFBF, there is volume conduction. Therefore, the doping concentration of 
the channel can be calculated as: 
( )G D
D FG FBF
fin si vol D
L I TG
N   for    V V
W T q V$
* *   (5.56) 
In the region of “weak” accumulation (VFG–VFBF < 0.2 V), where coupling effect can 
be neglected, the surface scattering is modest and the low-field mobility is close to the 
volume mobility (6vol ;  µ0). Substituting the low-field mobility extracted from 
Eq.(5.55) into Eq. (5.56), the doping level can be calculated. For Wfin = 9 nm and Wfin 
= 7 nm, the extracted doping concentrations are: 1.08 "  1019 cm-3 and 1.1 "  1019 cm-3, 
respectively. They are close to the input value (10
19
 cm
-3
). 
 
Chapter 5: Coupling effects in three-dimensional SOI devices 
177 
 
2.5 Conclusions on modeling of JL SOI FinFETs for parameters extraction 
We have modeled the potential distribution in full depletion region and the carrier 
profile in the partially-depleted region. Based on these two models, we have 
developed methods to define and extract the threshold voltage in nano-channel JL SOI 
FinFETs. However, these methods need the flat-band voltage and doping 
concentration of the channel. This is why we have also proposed simple methods to 
extract flat-band voltage, mobility and doping concentration of the channel in the 
“weak” accumulation region. The pragmatic extraction flow is shown in Figure 5.43 
and described as follows: 
1) The starting point is the extraction of flat-band voltage (VFBF) from Iintercept 
described in section 2.4.1. 
2) With the flat-band voltage (VFBF), we can obtain the low-field mobility (µ0) from 
Yacc in Eq. (5.55) in the “weak” accumulation region.  
3) Since the low-field mobility in the “weak” accumulation region is close to the 
volume mobility (µ0 ;  µvol), we can calculate the doping concentration of the 
channel (ND) from the drain current at VFG = VFBF (Eq. (5.56)). 
4) With the flat-band voltage and the doping concentration of the channel, we can 
extract the threshold voltage from: 
& 2D potential model in full depletion region in Eq. (5.34); 
& carrier profile model in partial depletion region described in section 2.3.2. 
 
Figure 5.43: Parameters extraction flow for JL SOI FinFETs. 
All the results shown in Part B are so far confirmed by simulations. In Part C, we will 
apply these methods to experimental data on GaN junctionless FinFETs. 
Chapter 5: Coupling effects in three-dimensional SOI devices 
178 
 
Part C: Application for parameters extraction in experimental GaN junctionless 
FinFETs 
2.6 Experimental results 
Although the proposed models have been developed and simulated for silicon, they 
can be easily adapted to other metal-insulator-semiconductor structures. K-S. Im et al. 
proposed a heterojunction-free GaN JL FinFET [34], as shown in Figure 5.44. The 
width and height of the fin are respectively 60 nm and 120 nm. A 20 nm Al2O3 layer 
was deposited on the Si-doped GaN as gate insulator. The doping concentration of the 
channel is around 10
18
 cm
-3
, measured by Hall effect experiment before the devices 
were fabricated. 
 
Figure 5.44: Schematic structure and cross-section of a GaN nano-channel JL FinFET. 
A steep switching characteristic is observed in ID(VFG) curve (Figure 5.45a). Two 
peaks appear in the gm(VFG) curve (Figure 5.45b). This reveals three operating modes, 
similar to JL SOI transistors (see Figure 5.10a). Therefore, the extraction method for 
JL SOI FinFET can be used for GaN FinFET. Two peaks are observed in the 
dgm/dVFG(VFG) curve of the GaN FinFETs (Figure 5.46a). This first peak defines VFBF. 
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Figure 5.45: Typical curves for a five-finger GaN JL FinFET: (a) ID versus VFG and (b) gm versus VFG 
(LG = 150 nm). The number of fin is equal to 5. 
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Figure 5.46: (a) dgm/dVFG versus VFG and (b) adapted Y-function Yacc versus VFG for a five-finger GaN 
JL FinFET (LG = 150 nm). 
For a 20 nm Al2O3 layer, the maximum depletion width of GaN with doping 
concentration 10
18
 cm
-3
 is ~ 37 nm (calculated from Eq. (2.17)). This demonstrates 
that the lateral-gates play a main role in the depletion of the 60 nm wide channel. All 
the extracted parameters are summarized in Table 5-VI.  
1) The flat-band voltage (4.8 V) is only extracted from Eq. (5.55), as shown in 
Figure 5.46b. It is close to the value (5.5 V) determined from the peak of 
dgm/dVFG (Figure 5.46a). Note that the volume current used for the determination 
of accumulation current in Eq. (5.50) is the drain current when the front-gate 
voltage is equal to the flat-band voltage extracted from dgm/dVFG. 
2) The low-field mobility is 6.2 cm
2
/Vs, extracted from Eq. (5.55). It is far smaller 
than the one measured from Hall effect (234 cm
2
/Vs) [34]. This may be explained 
by the mobility degradation due to high traps densities at Al2O3/GaN interface 
generated during fabrication. 
3) The doping concentration of the channel is extracted from Eq. (5.56). The 
volume current used is the drain current for VFG = VFBF = 5.5 V. The volume 
mobility is replaced by the low-field mobility (6.2 cm
2
/Vs). The extracted doping 
concentration is 10
18
 cm
-3
, which is equal to the one measured from Hall effect. 
4) The threshold voltage is determined by two methods: 
& The first one is based on the 2D potential model in the subthreshold region. 
Substituting this extracted doping concentration (10
18
 cm
-3
) and flat-band 
voltage (5.5 V) in Eq. (5.34), we obtain the threshold voltage (7.3 V). It is 
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close to the sharp decrease point of the drain current in the semi-logarithmic 
scale (Figure 5.45a). 
& The second one is based on the model of carrier profile in partial depletion 
region. Since the film thickness of GaN FinFET (120 nm) is twice larger than 
its fin width (60 nm), we regard it as tall DG JL transistors. Thus, the criterion 
of carrier density at G-point for GaN FinFET is 0.25 × 10
18
 cm
-3
. Here, we 
use V* = 0 and VFBF = 5.5 V in Eq. (5.39). The extracted threshold voltage is 
7.8 V, a little smaller than the one (7.3 V) extracted from Eq. (5.34). This 
can be explained by the shape of the GaN FinFET, which is neither DG nor 
tall TG. 
Table 5-VI: Comparison of extracted parameters from our methods and other methods.
VFBF (V) µ0 (cm
2
/Vs) ND (10
18
 cm
-3
) VTHF (V) 
dgm/dVFG 
Our 
method 
Hall 
effect 
Our 
method
Hall 
effect 
Our 
method
Potential 
model 
Model of 
carrier profile 
5.5 4.8 234 6.2 1 1 7.3 -7.8 
 
3. Conclusions and perspectives 
In this chapter, the 3D coupling effect between the lateral-gates and the back-gate was 
measured in inversion-mode vertical double-gate SOI FinFETs. We proposed a 2D 
analytical model to determine the 2D potential profile within the body and explain the 
coupling effects. The very good agreement obtained between experimental and 
modeling results validate the model. Thanks to the thick insulating layer at the top of 
the fin in vertical DG FinFET, the action of the vertical electric field from top to 
bottom is relaxed and the back-gate effect is enhanced. Therefore, vertical DG 
FinFETs are more sensitive to back-gate biasing than triple-gate FinFETs. The 
difference between these two transistor structures tends to vanish in ultra-narrow fins. 
DG FinFETs with moderate fin width are suitable devices for dynamic threshold 
voltage control using thin BOX, ground plane and back biasing schemes [35], [36]. 
The coupling effect improves the performance of device in particular for multiple 
threshold voltage application [37].  
Chapter 5: Coupling effects in three-dimensional SOI devices 
181 
 
This 3D coupling effect has been extended to JL SOI FinFETs. Firstly, we adapted the 
2D potential model of inversion-mode SOI FinFETs to junctionless SOI FinFETs. It 
works well in the full depletion region. For the partial depletion region, we developed 
a compact model of carrier profile in single-, double- and triple-gate JL SOI FinFETs. 
Despite its simplicity, this analytical model yields surprising accurate results. In the 
accumulation region, the conventional 1D model cannot be applied directly due to the 
strong coupling effect in the nano-channel JL SOI FinFETs. 3D TCAD simulations 
show that this coupling effect can be neglected in the “weak” accumulation region. 
Table 5-VII summarizes how to use these models to extract parameters in JL SOI 
FinFETs.  
The parameters extraction methods have been tested on experimental results for 
heavily-doped GaN FinFETs. The extracted doping concentration shows agreement 
with Hall effect measurements. The proposed models can be used for analysis of the 
coupling effect, characterization and optimization of geometry in any other heavily-
doped FinFETs.  
Table 5-VII: Summary of proposed models for parameters extraction in JL SOI FinFETs. 
Mode Model Input parameters 
Extracted 
parameters 
Full 
depletion 
Eq. (5.34) VFBB and ND VTHF 
Partial 
depletion 
Section 2.3.2 VFBB and ND VTHF 
Eq. (5.43) VFBB, ND and 6vol ID 
Eq. (5.45) VFBB, ND and NFD WFD 
“Weak” 
accumulation 
Section 2.4.1 At least two Wfin VFBB 
Eq. (5.55) VFBB and ID 60 ;  6vol 
Eq. (5.56) VFBB, ID and 6vol ND 
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During this PhD, I focused on the electrical characterization and transport modeling in 
advanced silicon materials and SOI devices. The materials and devices include 
heavily-doped SOI wafers, metal-bonded wafers, ultra-thin FD SOI MOSFETs and 
three-dimensional devices. All of them are promising solutions for “More Moore” and 
“Beyond Moore” applications. Their electrical properties have been analyzed by 
systematic electrical measurements, which are very informative for performance 
optimization. On the other hand, the transport models have been developed in order to 
extract material and device parameters. Ultimately, appropriate applications have 
been proposed based on these transport models. 
Both experiments and simulations are used as the research methodologies in the 
electrical characterization and transport modeling. Several technical conclusions will 
be presented. Our study also opens the door for new innovations, which will be 
presented in the perspectives section. 
Main conclusions 
1. In chapter 2, we extended for the first time the pseudo-MOSFET technique to 
heavily-doped SOI wafers (10
19
 ~ 10
20
 cm
-3
). Unusual pseudo-MOSFET 
characteristics were obtained, indicating two mechanisms: surface accumulation 
and volume conduction. Adapted models for both mechanisms were proposed for 
parameters extraction. The extracted parameters were validated by SIMS, Hall 
effect and four-point probe measurements. We showed that pseudo-MOSFET can 
independently provide both the carrier concentration and mobility (in volume and 
at the interface) and it is much simpler than Hall effect measurements. 
2. In chapter 3, we demonstrated by experiments and simulations that the Schottky 
diode (formed by the probe and silicon) governs the current-voltage behavior of 
metal-bonded wafers. The Schottky diode is modulated by a series resistance, 
which permits estimating the quality of bonding interface before the metal-bonded 
wafers are used for 3D integration. Compared with other methods such as imaging 
and Kelvin cross, this estimation method is simpler, less destructive and does not 
need sophisticated fabrication steps. 
3. In chapter 4, we investigated the parasitic bipolar effect in ultra-thin FD SOI 
MOSFETs (Tsi > 5 nm). By TCAD simulations, we proved that band-to-band 
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tunneling was the main source for base current. We revisited all of the 
conventional methods to extract bipolar gain and only the comparison of drain 
leakage current between short- and long-channel transistors worked convincingly.  
In addition, we found that a negative back-gate bias could efficiently suppress the 
parasitic bipolar effect in FD SOI MOSFETs. TCAD simulations showed that the 
parasitic bipolar effect was inhibited mainly by the increase of barrier height at 
body-source junction. Based on this effect, we proposed a new method to extract 
the bipolar gain, the value of which coincides well with the previous method. This 
new method using a single device is simple and advantageous. 
4. Chapter 5 deals with coupling effects in multiple gate structures: inversion-mode 
and junctionless SOI FinFETs. We showed the experimental evidence of the 
coupling effect between front- and back-gates in the inversion-mode double-gate 
SOI FinFETs. A 2D potential model was developed and also adapted to full 
depletion region of junctionless SOI FinFETs. This analytical model considers 2D 
coupling effects and can quickly predict the effect of coupling on the threshold 
voltage, as a function of device geometry 
We proposed a compact model of the carrier density for single-, double-gate and 
triple-gate junctionless transistors. TCAD simulations verified its pertinence in the 
partial depletion region. Based on this simple model, the threshold voltage and 
maximum body size enabling full depletion can easily be determined. These two 
properties are useful for optimizing the switch-off characteristics of junctionless 
transistors. 
Most parameters extraction methods based on ID(VFG) curves in literature do not 
work in accumulation mode of nano-channel JL SOI FinFETs due to strong 
coupling effect. Nevertheless, TCAD simulations revealed a “weak” accumulation 
region (VFGVFBF < 0.2 V for ND ~ 10
19
 cm
-3
), where the coupling effect can be 
neglected. That region allows the extraction of flat-band voltage, low-field 
mobility and doping concentration in the nano-channel JL SOI FinFETs.  
These methods for JL SOI FinFETs were successfully applied to the experimental 
result in heavily-doped GaN JL FinFETs. The extracted doping concentration 
coincided well with the one obtained from Hall effect measurements. Combining 
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the extracted flat-band voltage and doping concentration, we determined the 
threshold voltage from the 2D potential model and carrier profile model. Our 
extraction procedure provides a fast and simple solution for electrical 
characterization in any heavily-doped MOS structures. 
Further perspectives 
Our study opened new questions and directions for further improvements in this 
research field. 
1. For substrate characterization, we used pseudo-MOSFET for doped SOI and 
adapted current measurements for metal-bonded wafers. The use of pseudo-
MOSFET should be extended to other materials, such as III-V compounds. The 
models discussed here were proposed for silicon, but they are usable for other 
materials. Our measurement technique accompanied by the models can deliever 
important information about dopant activation in heavily doped SOI films. For 
metal-bonded structures, we modeled them as a Schottky barrier due to the probe, 
modulated by the series resistance linked to the bonding quality. Different kinds 
of metals could be used for bonding and our access strategy should still stay 
available. 
2. At the device level, we studied the parasitic bipolar effect in double-gate SOI 
MOSFETs. The leakage enhanced by parasitic bipolar effect has been evidenced, 
but its effect on the ICs is even more important. Therefore, compact models such 
as SPICE are needed to include the effect of parasitic bipolar effect on the leakage 
in ICs. The parasitic bipolar effect in triple-gate SOI transistors should be 
investigated. 
3. When working with multiple-gate devices, the difficulty for the modeling and 
parameters extraction comes from the coupling effects. The potential and carrier 
profile models for junctionless SOI FinFETs, only validated by TCAD 
simulations, are short of experimental verifications. 
My smart younger colleagues will complete this work and find the keys of these doors 
presented in future perspectives. I thank them in advance. 
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Abstract/Résumé
Title: Electrical characterization and modeling of advanced SOI materials and 
devices 
This thesis is dedicated to the electrical characterization and transport modeling in advanced SOI 
materials and devices for ultimate micro-nano-electronics. SOI technology is an efficient solution to 
the technical challenges facing further downscaling and integration. Our goal was to develop 
appropriate characterization methods and determine the key parameters. Firstly, the conventional 
pseudo-MOSFET characterization was extended to heavily-doped SOI wafers and an adapted model 
for parameters extraction was proposed. We developed a nondestructive electrical method to estimate 
the quality of bonding interface in metal-bonded wafers for 3D integration. In ultra-thin fully-depleted 
SOI MOSFETs, we evidenced the parasitic bipolar effect induced by band-to-band tunneling, and 
proposed new methods to extract the bipolar gain. We investigated multiple-gate transistors by 
focusing on the coupling effect in inversion-mode vertical double-gate SOI FinFETs. An analytical 
model was proposed and subsequently adapted to the full depletion region of junctionless SOI FinFETs. 
We also proposed a compact model of carrier profile and adequate parameter extraction techniques for 
junctionless nanowires. 
Keywords: Silicon-on-Insulator, pseudo-MOSFET, heavily-doped SOI, metal-bonded wafers, parasitic 
bipolar effect, band-to-band tunneling, back-gate, bipolar gain, coupling effect, inversion-mode SOI 
FinFETs, junctionless SOI FinFETs 
Titre: Caractérisation électrique et modélisation du transport dans matériaux et 
dispositifs SOI avancés 
Cette thèse est consacrée à la caractérisation et la modélisation du transport électronique dans des 
matériaux et dispositifs SOI avancés pour la microélectronique. Tous les matériaux innovants étudiés 
(ex: SOI fortement dopé, plaques obtenues par collage etc.) et les dispositifs SOI sont des solutions 
possibles aux défis technologiques liés à la réduction de taille et à l'intégration. Dans ce contexte, 
l'extraction des paramètres électriques clés, comme la mobilité, la tension de seuil et les courants de 
fuite est importante. Tout d'abord, la caractérisation classique pseudo-MOSFET a été étendue aux 
plaques SOI fortement dopées et un modèle adapté pour l'extraction de paramètres a été proposé. Nous 
avons également développé une méthode électrique pour estimer la qualité de l'interface de collage 
pour des plaquettes métalliques. Nous avons montré l'effet bipolaire parasite dans des MOSFET SOI 
totalement désertés. Il est induit par l’effet tunnel bande-à-bande et peut être entièrement supprimé par 
une polarisation arrière. Sur cette base, une nouvelle méthode a été développée pour extraire le gain 
bipolaire. Enfin, nous avons étudié l'effet de couplage dans le FinFET SOI double grille, en mode 
d’inversion. Un modèle analytique a été proposé et a été ensuite adapté aux FinFETs sans jonction 
(junctionless). Nous avons mis au point un modèle compact pour le profil des porteurs et des 
techniques d’extraction de paramètres. 
Mots-clefs: Silicium sur Isolant, pseudo-MOSFET, SOI fortement dopé, collage métallique des 
plaques, effet bipolaire parasite, effet tunnel bande-à-bande, grille arrière, gain bipolaire, effets de 
couplage, SOI FinFET, SOI FinFET sans jonctions 
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Chapitre 1: Introduction générale 
Cette thèse est consacrée à la caractérisation et la modélisation du transport électronique 
dans des matériaux et dispositifs SOI avancés pour la microélectronique. Tous les 
matériaux innovants étudiés (ex: SOI fortement dopé, plaques obtenues par collage etc.) 
et les dispositifs SOI sont des solutions possibles aux défis technologiques liés à la 
réduction de taille et à l'intégration. Dans ce contexte, l'extraction des paramètres 
électriques clés, comme la mobilité, la tension de seuil et les courants de fuite est 
primordiale. 
Le chapitre d'introduction présente brièvement les avantages, les défis et les progrès 
récents dans le domaine des technologies SOI. 
Chapitre 2: Caractérisation des plaques SOI fortement dopées en configuration 
pseudo-MOSFET 
Dans ce chapitre, nous avons adapté la technique pseudo-MOSFET à des plaques SOI 
fortement dopées. Dans la configuration pseudo-MOSFET, le film de silicium représente 
le corps du transistor et l'oxyde enterré (BOX) sert d'isolant de grille. Le substrat est 
utilisé comme contact de grille et deux pointes métalliques avec pression contrôlée 
servent de source et drain. Pour des plaques SOI non dopées ou peu dopées, la tension de 
grille induit une couche d’accumulation ou d’inversion à l'interface film/BOX. Pour les 
plaques SOI fortement dopées, nous avons mis en évidence deux modes de conduction 
comme le montre la Figure 1 :  
a) Conduction volumique et conduction par le canal à l’interface film/BOX (Figure 
1a) ; 
b) Conduction volumique variable liée à la désertion partielle du film avec VG 
(Figure 1b). 
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Figure 1 : Régimes de conduction pour `-MOSFET sur SOI très fortement dopé (exemple ici pour un 
dopage p avec du Bore). (a) Conduction en volume et par la couche d’accumulation; (b) conduction 
volumique variable. 
' Conduction volumique variable 
La modélisation de ce régime s'appuie sur l'évaluation de la taille de la zone de charge 
d'espace. La largeur de cette zone de désertion (WD) dans le film est contrôlée par VG. En 
première approximation et pour un film de type p, la relation est : 
( )BOXD G FB
A
C
W V V
qN
* +      (1) 
L'équation (1) montre que l'extension de la couche de désertion dépend linéairement de 
VG. Par conséquent, l'épaisseur de la partie conductrice du film (TsiWD) diminue 
linéairement avec VG. En supposant que la mobilité dans le volume du film est constante, 
le courant de drain varie comme une fonction linéaire de WD : 
, ( )D vol G p vol A si D DI I qf N T W V$* * +    (2) 
où µp,vol représente la mobilité des trous dans le volume. En substituant Eq. (1) dans Eq. 
(2), le courant de volume Ivol devient : 
, 0( )vol G p vol BOX G DI f C V V V$* + +    (3) 
où V0 est une tension caractéristique donnée par : 
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0
A
FB si
BOX
qN
V V T
C
* ,      (4) 
V0 représente une tension fictive qui conduirait à la désertion complète du film et qui est 
mesurée par extrapolation à courant nul dans la région linéaire des courbes ID(VG). V0 est 
très grand (> 150 V) parce que la désertion complète ne peut pas être effectivement 
atteinte en raison du très fort dopage. V0 donne la concentration des dopants NA en 
utilisant Eq. (4). La pente de Eq. (3) permet l'extraction de la mobilité volumique 6vol. La 
Figure 2 montre l'application de notre modèle sur les courants mesurés avec des films de 
40 nm et 10 nm d'épaisseur. 
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Figure 2 : Courbes ID(VG) expérimentales (symboles) et modélisées (lignes) dans le régime du conduction 
volumique pour (a) 40 nm et (b) 10 nm de film. SOI fortement dopé. 
' Accumulation à l'interface film/BOX 
Lorsque la tension de grille VG devient suffisamment élevée (positive pour des films de 
type n ou négative pour des films de type p), un canal d'accumulation peut se former à 
l'interface film/BOX (Figure 1a). En conséquence, le courant de drain comporte le 
courant de volume dans tout le film et le courant d'accumulation à l’interface film/BOX : 
D vol accI I I* ,      (5) 
La Figure 3a montre le courant d’accumulation Iacc(VG). 
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Nous avons proposé une nouvelle fonction Y, Yacc. Elle est dédiée exclusivement au canal 
d'accumulation et est définie comme : 
( )D vol accacc G BOX D s G FB
m m
I I I
Y f C V V V
g g
$
+
* * * +   (6) 
L’équation (6) annonce une variation linéaire de la courbe Yacc(VG) (voir Figure 3b) Cette 
nouvelle fonction Y n’est applicable que pour le régime d'accumulation. La mobilité 
extraite de la pente de Yacc(VG), est celle des porteurs majoritaires à l'interface film/BOX 
et peut être différente de la mobilité en volume 6vol de l’équation (3). 
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Figure 3 : (a) Iacc(VG) et (b) fonction Y revisitée en fonction de la tension de grille pour le régime 
d'accumulation pour SOI fortement dopés avec 40 nm de film. Symboles: données expérimentales. Traits 
continues: approximation linéaire en utilisant l'équation (6). 
 
Les paramètres extraits à partir de nos modèles ont été validés par des expériences d'effet 
Hall, prouvant que le pseudo-MOSFET est parfaitement adapté à la caractérisation des 
SOI avec films très dopés.  
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Chapitre 3: Caractérisation des plaquettes réalisées par collage métallique 
Ce chapitre est dédié à la caractérisation électrique de tranches de silicium métallisées et 
collées. En utilisant des simulations TCAD et des caractéristiques électriques 
expérimentales, la résistance liée à l'interface de collage est extraite. Cette méthode 
d'estimation est utile pour améliorer la qualité du collage. La configuration expérimentale, 
ainsi que les modèles équivalents pour des plaquettes vierges et collées, ont été fournis 
(Figure 4). Pour la plaquette vierge, deux contacts Schottky doivent être pris en compte: 
pointe/silicium (D1) et silicium/chuck (D2), comme indiqué dans Figure 4b. Nous avons 
prouvé que la jonction D1 entre la pointe et le silicium régit le comportement de la 
tranche nue. De plus, nous avons démontré que cette même jonction est dominante 
également pour les plaques réalisées par collage.  
 
Figure 4 : Configuration schématique de la mesure et modèle équivalent pour des plaquettes vierges (a, b) 
et collées (c, d). D1,2,3,4 désignent les jonctions Schottky et RC1,2 représentent les résistances de contact. 
La Figure 5 montre la caractéristique IP(VP) pour les plaques collées avec des couches de 
liaison de Ti d'épaisseurs différentes : (a) avec 10 nm de Ti (appelées Bond10) et (b) avec 
5 nm de Ti (appelés Bond5). Des plaques non recuites (RT) et recuites à 400°C de 2 
heures ont été testées. Après recuit, le courant augmente, suggérant que le recuit diminue 
la résistance des contacts. 
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Figure 5 : IP(VP) Mesurée courbes des plaques collées avec différentes épaisseurs du film de Ti : (a) 
Bond10 et (b) Bond5. 
Nous avons modélisé nos courbes par la caractéristique d'une jonction Schottky 
(représentant le contact pointe/silicium) modulée par une résistance qui inclut toutes les 
résistances des matériaux et des interfaces (Figure 6a). La relation I(V) d'une diode 
Schottky est exprimée par: 
( )/ 1qV nkTSatI I e* +      (10) 
/* 2 Bq kT
Sat effI A A T e
>+*      (11) 
où n est le facteur d'idéalité, Aeff est la surface effective, A* est la constante de Richardson 
(~ 32) et +B est la hauteur de barrière. Si V >> 3kT/q, la relation exponentielle domine et 
Eq. (10) peut être réécrite comme : 
log log
ln10
Sat
qV
I I
nKT
* ,     (12) 
Le facteur d'idéalité n est obtenu à partir de la pente des courbes.  
Pour les plaques collées, une résistance effective supplémentaire Reff est introduite dans le 
modèle, afin d'estimer la qualité de l'interface de collage. Pour de grandes tensions |VP|, la 
chute de tension aux bornes de la résistance série doit être prise en compte, et le courant 
Ibondend à travers la plaque collée s'écrit comme : 
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( )
log log
ln10
bonded eff
bonded Sat
q V I R
I I
nkT
+
* ,    (13) 
Ainsi, en substituant Eq. (12) dans Eq. (13), nous avons : 
( )log
eff
bonded
R
I
D
E
*      (14) 
où  = Ibare/Ibonded et $ = q/nkTln10. Eq. (14) montre une dépendance linéaire de log() 
avec Ibonded. Figure 6b représente log() en fonction de Ibonded, qui est effectivement 
linéaire. La pente donne la résistance effective. Le Tableau-I montre les valeurs de Reff 
avant et après recuit. Après le recuit, Reff diminue. Ceci est cohérent avec le fait que le 
recuit améliore la qualité de l'interface de collage et, par conséquent, réduit les résistances 
séries. 
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Figure 6 : (a) Modèle simplifié pour les plaques collées et (b) log () par rapport à Ibonded pour |VP| 
grandes. 
Tableau-I : Paramètres extraits des expériences. 
 
Reff 
(kX) 
Expériences 
Bond5 RT 11 
 
Bond10 
400°C 6.3 
RT 16 
400°C 10 
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Chapitre 4: Effet bipolaire parasite dans FD SOI MOSFET 
Dans ce chapitre, nous nous concentrons sur les courants de fuites et l'impact du 
transistor bipolaire parasite (PBT) dans les dispositifs ultra-minces FD SOI ( 10 nm). 
Nous allons montrer, au travers d'expériences et simulations, qu'une amplification 
bipolaire est présente même dans les dispositifs à canaux courts ultra-minces. 
4.1 Caractéristiques expérimentales 
La Figure 7 compare les caractéristiques de transfert de dispositifs FD SOI à canal long 
(Figure 7a) et court (Figure 7b) sur 10 nm d’épaisseur de body. Dans les dispositifs longs, 
le courant de fuite (ID pour VFG < 0) augmente progressivement avec VD. Pour un 
dispositif à canal court, le comportement est similaire mais uniquement à faible 
polarisation (0 < VD < 1 V). Pour des tensions supérieures, l'augmentation des fuites avec 
VD est plus rapide et dégrade les caractéristiques « OFF » du transistor. Afin de trouver 
une stratégie pour réduire ces fuites, nous avons besoin de comprendre l'origine de cette 
amplification soudaine se produisant à fort VD dans les transistors courts. 
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Figure 7 : Courant de drain en fonction de la tension de grille dans des transistors NMOS FD SOI avec 10 
nm d'épaisseur de film et différentes longueurs de canal : (a) LG = 1µm et (b) LG = 30 nm. Tsi = 10 nm, W 
= 2µm et VBG = 0 V. 
Les courants de drain, de source, de grille avant et arrière à VFG = 0.5 V sont comparés 
pour un transistor canal long (Figure 8a) et pour un transistor canal court (Figure 8b) : 
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& Pour les dispositifs à canal long, le courant de source IS reste faible lorsque VD 
varie de 0.1 V à 1.5 V. Le courant de drain ID est dominé par le courant de grille 
avant IFG, ce qui explique la différence entre IS et ID. Le courant de grille arrière 
IBG est d'abord l'équivalent de IFG (VD < 0.6 V), puis diminue (VD > 0.6 V). 
L'ordre de grandeur pour IBG est toujours inférieur à 10
-10
 A. 
& Pour les dispositifs à canal court, IFG ne domine la fuite que lorsque VD < 1 V 
(Figure 8b); pour des valeurs de VD supérieures, ID et Is sont égaux et beaucoup 
plus grands que IFG. Cette augmentation du courant de fuite révèle un mécanisme 
particulier apparaissant à fort VD. Des simulations TCAD ont prouvé que 
l'amplification observée lorsque VD augmente de 1 V à 1.5 V est induite 
principalement par l’effet tunnel bande à bande (BTBT). Cette amplification est 
associée à un effet bipolaire parasite (PBT). 
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Figure 8 : Comparaison des courants ID, IS, IFG et IBG à VFG = -0.5 V pour deux transistors: (a) LG = 1000 
nm et (b) LG = 30 nm.
4.2 Suppression de l'effet bipolaire parasite 
Afin de mettre en évidence l'effet de grille arrière sur l'effet bipolaire parasite, nous 
montrons dans Figure 9 les caractéristiques d’un transistor sur film mince (Tsi = 10 nm). 
Pour les dispositifs avec LG = 100 nm, le courant de fuite ne varie pas avec VBG bien que 
la tension de seuil est décalée (Figure 9a). Un VBG plus négatif peut réduire les fuites dans 
les dispositifs à canal court (LG = 30 nm, Figure 9b) jusqu’à la valeur observée dans les 
dispositifs à canal long (quand il n'y a pas d’amplification). Pour VBG encore plus négatif 
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(3 V), le courant de fuite reste constant. Cette tendance indique qu'une tension de grille 
arrière négative dans les dispositifs courts est efficace pour atténuer le courant de fuite 
amplifié par le PBT latéral, et ceci jusqu'à sa totale suppression. Les simulations TCAD 
démontrent qu'une tension de grille arrière négative supprime l'effet bipolaire parasite 
principalement en augmentant la hauteur de barrière entre la jonction body-source ; la 
génération BTBT n’est pas affectée de manière significative par VBG. 
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Figure 9: Courants de drain pour des dispositifs avec body mince (Tsi = 10 nm) en fonction de tension de 
grille avant, avec différents VBG, pour (a) canal long et (b) canal court. VD = 1.5 V. 
4.3 Extraction du gain bipolaire 
L'effet PBT a été quantifié par l'évaluation du gain bipolaire, %. Plusieurs techniques 
existaient déjà pour son extraction dans les MOSFETs partiellement désertés mais 
s'avèrent inefficaces dans notre cas. Nous avons proposé deux méthodes pour extraire % 
dans les transistors complètement désertés : 
& Comparaison des courants de fuite entre transistors à canal court et à canal long 
(méthode D). 
& Comparaison des courants de fuite dans transistor à canal court sans VBG et avec 
VBG négatif (telle que l'effet bipolaire parasite est supprimé, méthode E). 
Le gain bipolaire extrait par les deux méthodes est comparé dans Figure 10. Seule la 
région de faible injection pouvait être observée en raison du claquage de l'oxyde de grille 
aux VD plus élevés. La Figure 10b, montrent que les deux méthodes d’extraction 
coïncident bien à faible injection.  
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Figure 10 : Le gain bipolaire en fonction des VD (a) et de la tension de grille arrière (b) extrait à partir des 
données expérimentales avec les méthodes D et E.  
Chapitre 5: Effets de couplage tridimensionnel dans les dispositifs SOI 
Dans ce chapitre, nous étudions systématiquement les effets de couplage 3D dans les 
dispositifs SOI dans différents régimes et architectures. 
Partie A: Modélisation de potentiel et effets de couplage dans des transistors en 
inversion et dans des transistors sans jonction FinFET sur SOI 
Nous avons étudié des FinFET double grille (DG) verticaux. La Figure 11 monte la 
section transversale d’un transistor. Il s’agit de transistors avec 3 grilles, mais l’oxyde du 
haut est suffisamment épais pour que son control électrostatique sur le canal soit 
négligeable. Nous proposons de décrire le potentiel &(x,y) dans le body, comme étant 
parabolique : 
2( , ) ( ) ( ) ( )x y a y x b y x c y3 * , ,     (12) 
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Figure 11 : Section transversale du DG SOI FinFET vertical.
En rajoutant les conditions aux limites, nous pouvons obtenir la distribution de potentiel 
2D comme solution de l'Equation (12). La distribution 2D du potentiel est utile pour 
quantifier les tensions de seuil du canal avant/arrière (VTHF/VTHB). La comparaison de 
VTHF(VBG) simulée et mesurée est indiquée dans Figure 12. Un accord global entre le 
modèle analytique et les résultats simulés peut être observé. Avec une interface arrière 
accumulée (VBG < 20 V à Figure 12a), la tension de seuil du canal avant est constante. 
Pour VBG plus grand, l'interface arrière est désertée et la tension de seuil pour la grille 
avant diminue linéairement avec VBG, par couplage. La même tendance est observée pour 
VTHB(VFG) (Figure 12b). 
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Figure 12 : Effets de couplage pour FinFETs de largeur variable. (a) VTHF(VBG); (b) VTHB(VFG). 
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Nous avons également étendu ce modèle pour le régime de désertion complète des 
FinFET sans jonctions (junction-less, JL). En raison du canal fortement dopé dans ces 
transistors sans jonctions, le potentiel satisfait l'équation de Poisson 2D : 
2 2
2 2
( , ) ( , ) D
si
qNx y x y
x y
3 3
4
N N
, * +
N N
   (13) 
La tension de seuil calculée à partir de notre modèle coïncide avec celle extraite à partir 
de dgm/dVFG (Figure 13). L'écart pour un dispositif large (Wfin > 30 nm) peut 
éventuellement être attribué à l'effet des charges mobiles.  
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Figure 13 : Tension de seuil de la grille avant en fonction de la largeur des transistors à partir de notre 
modèle et à partir du second pic de dgm/dVFG. 
Partie B: Modélisation de FinFET sans jonctions pour l'extraction de paramètres 
Le profil de porteurs de charges majoritaires dans un transistor à grille unique présente 
une variation progressive dans la section transversale du canal. Cette variation est régie 
par la longueur de Debye et peut se modéliser comme : 
( ) 21
2
* si DD
D
y T / WN
N y tan h
LE
5 65 6, +
* ,7 87 87 89 :9 :
   (14) 
où LD est la longueur de Debye ( 2
si
D
D
kT
L
q N
4
* ) et $ est un facteur correcteur ($  1.7), WD 
est la largeur de la zone de charge d'espace due à la grille supérieure. La Figure 14 monte 
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la distribution de porteurs majoritaires à travers le canal d’un transistor sans jonctions, 
avec une seule grille, pour Tsi = 50 nm (Figure 14a) et Tsi = 9 nm (Figure 14b). Les 
courbes modélisées sont reproduites par simulation. Un léger désaccord se manifeste pour 
Tsi = 9 nm, notamment proche de l'interface arrière.  
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Figure 14 : La comparaison modèle - simulations des profils de porteurs pour les transistors JL à grille 
unique avec ND = 10
19 cm-3: (a) Tsi = 50 nm et (b) Tsi = 9 nm. Wfin = 100 nm et LG = 200 nm. VBG = 0 V. 
' Transistor JL double grille (DG) 
On considère un dispositif contrôlé par deux grilles latérales connectées ensemble à VFG. 
Les deux régions de désertion s'élargissent quand VFG baisse. Dans ce cas, nous 
supposons qu’une grille agit sur le dopage effectif défini par la grille opposée. Le profil 
dans ce cas va s'écrire comme : 
( )
2 2
1 1
4
fin D fin D* D
D D
x W / W x W / WN
N x tan h tan h
L LE E
5 6 5 6, + + , +5 6 5 6
* , ! ,7 8 7 87 8 7 87 8 7 89 : 9 :9 : 9 :
   (15) 
Les profils des porteurs modélisés montrent un très bon accord avec les simulations 3D 
pour les dispositifs DG JL larges (Figure 15a). Dans les transistors DG JL plus étroits 
(Figure 15b), notre modèle montre un léger écart apparaissant au centre du canal quand la 
grille est polarisée sous le seuil. 
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Figure 15 : Comparaison des profils porteurs pour transistors JL DG avec ND = 10
19 cm-3: (a) Wfin = 50 
nm (partiellement déserté) et (b) Wfin = 9 nm (entièrement déserté). Tsi = 100 nm et LG = 200 nm. VD = 
0.05 V et VBG = 0 V. lignes solides = modèle analytique; symboles ouverts = simulations numériques. 
Basé sur notre modèle empirique du profil des porteurs dans le canal, nous avons 
déterminé la tension de seuil (Figure 16) et la taille maximale du body permettant la 
désertion complète du transistor (Figure 17). 
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Figure 16 : Comparaison des VTHF extraits avec notre méthode (symboles ouverts) et avec le pic de 
dgm/dVFG (symboles pleins) : (a) SG et (b) DG JL. 
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Figure 17 : La taille maximale du body du transistor JL DG permettant la désertion complète du canal 
pour atteindre l'arrêt du transistor. 
Partie C: Extraction de paramètres dans des FinFET sans jonctions fabriqués en 
GaN 
Les méthodes d'extraction de paramètres ont été testées sur des résultats expérimentaux 
pour des FinFETs en GaN fortement dopés. La concentration de dopage extraite est en 
accord avec les mesures par effet Hall. Les modèles proposés peuvent être utilisés pour 
l'analyse du couplage, pour la caractérisation et pour l'optimisation de la géométrie dans 
les FinFETs fortement dopés.  
Chapitre 6: Conclusions générales et perspectives 
Au cours de cette thèse, je me suis concentré sur la caractérisation et la modélisation du 
transport électrique dans les matériaux et dispositifs avancés sur SOI.  
Tout d'abord, la caractérisation classique pseudo-MOSFET a été étendue aux plaques 
SOI fortement dopées et un modèle adapté pour l'extraction de paramètres a été proposé. 
Nous avons également développé une méthode électrique pour estimer la qualité de 
l'interface de collage pour des plaquettes métalliques. Nous avons montré l'effet bipolaire 
parasite dans des MOSFETs SOI totalement désertés induit par l’effet tunnel bande à 
bande. Cet effet parasite peut être entièrement supprimé par une polarisation arrière. Sur 
cette base, une nouvelle méthode a été développée pour extraire le gain bipolaire. Enfin, 
nous avons étudié l'effet de couplage dans le FinFET SOI double grille, en mode 
d’inversion. Un modèle analytique a été proposé et a été ensuite adapté aux FinFETs sans 
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jonction (junctionless). Nous avons mis au point un modèle compact pour le profil des 
porteurs et des techniques d’extraction de paramètres. 
Plusieurs études intéressantes pourraient permettre d'aller plus loin:  
- tester notre modèle pour évaluer la qualité du collage métallique sur d'autres 
matériaux, 
- développer des modèles compacts pour l'effet parasite bipolaire, 
- compléter la validation expérimentale de nos modèles de couplage pour les 
transistors multi-grille.  
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